AU2003242750A1 - Memory access from different clock domains - Google Patents

Memory access from different clock domains

Info

Publication number
AU2003242750A1
AU2003242750A1 AU2003242750A AU2003242750A AU2003242750A1 AU 2003242750 A1 AU2003242750 A1 AU 2003242750A1 AU 2003242750 A AU2003242750 A AU 2003242750A AU 2003242750 A AU2003242750 A AU 2003242750A AU 2003242750 A1 AU2003242750 A1 AU 2003242750A1
Authority
AU
Australia
Prior art keywords
memory access
different clock
clock domains
domains
different
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2003242750A
Inventor
Andreas Ekvall
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Telefonaktiebolaget LM Ericsson AB
Original Assignee
Telefonaktiebolaget LM Ericsson AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from EP02388045A external-priority patent/EP1380960B1/en
Application filed by Telefonaktiebolaget LM Ericsson AB filed Critical Telefonaktiebolaget LM Ericsson AB
Publication of AU2003242750A1 publication Critical patent/AU2003242750A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1689—Synchronisation and timing concerns

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
AU2003242750A 2002-07-12 2003-06-24 Memory access from different clock domains Abandoned AU2003242750A1 (en)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
EP02388045.3 2002-07-12
EP02388045A EP1380960B1 (en) 2002-07-12 2002-07-12 Memory access from different clock domains
US39677702P 2002-07-18 2002-07-18
US60/396,777 2002-07-18
PCT/EP2003/006642 WO2004008328A1 (en) 2002-07-12 2003-06-24 Memory access from different clock domains

Publications (1)

Publication Number Publication Date
AU2003242750A1 true AU2003242750A1 (en) 2004-02-02

Family

ID=30116931

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2003242750A Abandoned AU2003242750A1 (en) 2002-07-12 2003-06-24 Memory access from different clock domains

Country Status (2)

Country Link
AU (1) AU2003242750A1 (en)
WO (1) WO2004008328A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7707592B2 (en) 2003-10-10 2010-04-27 Telefonaktiebolaget L M Ericsson (Publ) Mobile terminal application subsystem and access subsystem architecture method and system

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2053537B (en) * 1979-07-10 1983-08-10 Lucas Industries Ltd Digital computing apparatus
JPH07122865B2 (en) * 1992-01-02 1995-12-25 インターナショナル・ビジネス・マシーンズ・コーポレイション Computer system having bus interface adapted to control operating speed of bus operation
JPH07105146A (en) * 1993-10-01 1995-04-21 Toyota Motor Corp Common memory device

Also Published As

Publication number Publication date
WO2004008328A1 (en) 2004-01-22

Similar Documents

Publication Publication Date Title
AU2003219446A1 (en) Memory region based data pre-fetching
AU2002244222A1 (en) Identity-centric data access
AU2003283272A1 (en) Master data access
AU2001237561A1 (en) Data access
AU2003291622A8 (en) Data translation architecture
AU2003219456A1 (en) Conditional access system
GB0201228D0 (en) Access control
AU2002361603A1 (en) Transferring data using direct memory access
GB0207020D0 (en) Data structure
AU2003246251A1 (en) Magnetic random access memory
GB0022970D0 (en) Data access
IL160644A0 (en) Shared memory data switching
IL161205A0 (en) Remote data access
AU2003232038A1 (en) Memory having a precharge circuit and method therefor
GB2377542B (en) Data storage
GB2373597B (en) Restricted data access
AU2003276875A1 (en) Data access control
AU2003273524A1 (en) Direct memory access circuit with atm support
AU2003232992A1 (en) Pseudo multiport data memory has stall facility
GB2395628B (en) Memory tag
AU2003252713A1 (en) Magnetic random access memory
AU2003230400A1 (en) Combined memory
AU2003260844A1 (en) Read-only magnetic memory device mrom
GB0101399D0 (en) Direct memory accessing
GB0205404D0 (en) Serving data

Legal Events

Date Code Title Description
MK6 Application lapsed section 142(2)(f)/reg. 8.3(3) - pct applic. not entering national phase