AU2002224799A1 - Extension for the advanced microcontroller bus architecture (amba) - Google Patents

Extension for the advanced microcontroller bus architecture (amba)

Info

Publication number
AU2002224799A1
AU2002224799A1 AU2002224799A AU2479902A AU2002224799A1 AU 2002224799 A1 AU2002224799 A1 AU 2002224799A1 AU 2002224799 A AU2002224799 A AU 2002224799A AU 2479902 A AU2479902 A AU 2479902A AU 2002224799 A1 AU2002224799 A1 AU 2002224799A1
Authority
AU
Australia
Prior art keywords
speed
functional block
signal
low
line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2002224799A
Inventor
Stefan Koch
Adrian Messmer
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Publication of AU2002224799A1 publication Critical patent/AU2002224799A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4004Coupling between buses
    • G06F13/4027Coupling between buses using bus bridges
    • G06F13/405Coupling between buses using bus bridges where the bridge performs a synchronising function
    • G06F13/4054Coupling between buses using bus bridges where the bridge performs a synchronising function where the function is bus cycle extension, e.g. to meet the timing requirements of the target bus
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0038System on Chip
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Power Sources (AREA)
  • Bus Control (AREA)
  • Microcomputers (AREA)
  • Executing Machine-Instructions (AREA)

Abstract

System (50), e.g. a System on a chip (SoC), comprising a system bus (56), a high-speed functional block (51) operably linked to the system bus (56), and a high-speed clock line (54) for applying a high-speed clock to the high-speed functional block (51). The system (50) further comprises a peripheral bus (59), a low-speed functional block (52) operably linked to this peripheral bus (59), a circuitry (53) for generating a wait signal (PWAIT), a low-speed clock line (57) for applying a low-speed clock (PCLK) to the low-speed functional block (52), a select line (58) for feeding a select signal (PSEL) from the peripheral bus (59) to the low-speed functional block (52), an enable line (55) for applying a clock enable signal (PCLKEN) to the circuitry (53), and a wait line (61) for feeding the wait signal (PWAIT) to the high-speed functional block (51). The circuitry (53) generates the wait signal (PWAIT) from the select line signal (PSEL) and the clock enable signal (PCLKEN).
AU2002224799A 2000-10-31 2001-10-24 Extension for the advanced microcontroller bus architecture (amba) Abandoned AU2002224799A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP00123692 2000-10-31
EP00123692.6 2000-10-31
PCT/EP2001/012409 WO2002037288A2 (en) 2000-10-31 2001-10-24 Extension for the advanced microcontroller bus architecture (amba)

Publications (1)

Publication Number Publication Date
AU2002224799A1 true AU2002224799A1 (en) 2002-05-15

Family

ID=8170246

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2002224799A Abandoned AU2002224799A1 (en) 2000-10-31 2001-10-24 Extension for the advanced microcontroller bus architecture (amba)

Country Status (9)

Country Link
US (1) US6857037B2 (en)
EP (1) EP1337922B1 (en)
JP (1) JP3990631B2 (en)
KR (1) KR20020089318A (en)
CN (1) CN100343832C (en)
AT (1) ATE324630T1 (en)
AU (1) AU2002224799A1 (en)
DE (1) DE60119155T2 (en)
WO (1) WO2002037288A2 (en)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7124376B2 (en) * 2000-05-02 2006-10-17 Palmchip Corporation Design tool for systems-on-a-chip
US20050193154A1 (en) * 2004-02-26 2005-09-01 Devine Daniel J. Controller for peripheral communications with processing capacity for peripheral functions
US7085870B2 (en) * 2004-09-07 2006-08-01 Altera Corporation Integrated circuit with shared hotsocket architecture
US7219177B2 (en) * 2004-11-23 2007-05-15 Winbond Electronics Corp. Method and apparatus for connecting buses with different clock frequencies by masking or lengthening a clock cycle of a request signal in accordance with the different clock frequencies of the buses
US7370127B2 (en) * 2005-06-10 2008-05-06 Broadlight Ltd High-speed internal bus architecture for an integrated circuit
US7461187B2 (en) * 2005-07-07 2008-12-02 Canon Kabushiki Kaisha Bus system and data transfer method
CN100377137C (en) * 2005-11-01 2008-03-26 苏州国芯科技有限公司 Method for designing AMBA bus applied by C*Core-microprocessor
CN101196819B (en) * 2006-12-06 2010-05-26 安凯(广州)微电子技术有限公司 Method for chip self-adapting start equipment of system on chip
US7743186B2 (en) 2007-04-27 2010-06-22 Atmel Corporation Serialization of data for communication with different-protocol slave in multi-chip bus implementation
US7761632B2 (en) 2007-04-27 2010-07-20 Atmel Corporation Serialization of data for communication with slave in multi-chip bus implementation
WO2008133940A2 (en) * 2007-04-27 2008-11-06 Atmel Corporation Serialization of data in multi-chip bus implementation
US7769933B2 (en) 2007-04-27 2010-08-03 Atmel Corporation Serialization of data for communication with master in multi-chip bus implementation
US7814250B2 (en) 2007-04-27 2010-10-12 Atmel Corporation Serialization of data for multi-chip bus implementation
US9032113B2 (en) * 2008-03-27 2015-05-12 Apple Inc. Clock control for DMA busses
CN101377691B (en) * 2008-09-05 2012-01-11 无锡中星微电子有限公司 APB bus cross-clock field access circuit and method
US8013632B1 (en) 2009-12-15 2011-09-06 Altera Corporation Integrated circuit with global hotsocket architecture
US8555104B2 (en) * 2010-01-13 2013-10-08 Broadcom Corporation Frequency adapter utilized in high-speed internal buses
US8904076B2 (en) * 2012-05-31 2014-12-02 Silicon Laboratories Inc. Coder with snoop mode
CN102750254B (en) * 2012-06-20 2014-12-03 中国电子科技集团公司第五十八研究所 Bidirectional conversion bridge from high-speed and high-bandwidth AHB (Advanced High Performance Bus) to low-speed and low-bandwidth AHB
CN105068957A (en) * 2015-08-04 2015-11-18 瑞斯康达科技发展股份有限公司 Method and apparatus for accessing to slave module in APB bus system
CN108062288A (en) * 2017-12-19 2018-05-22 杭州中天微系统有限公司 I2C communicators based on APB buses
CN110321309B (en) * 2019-05-09 2020-03-17 核芯互联科技(青岛)有限公司 Data transmission method and system
TWI808328B (en) 2020-06-19 2023-07-11 新唐科技股份有限公司 System on chip and control method

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0357278A2 (en) * 1988-08-29 1990-03-07 Eaton Corporation Versatile control system utilizing a microcontroller
US5659690A (en) * 1992-10-15 1997-08-19 Adaptec, Inc. Programmably configurable host adapter integrated circuit including a RISC processor
US5499346A (en) * 1993-05-28 1996-03-12 International Business Machines Corporation Bus-to-bus bridge for a multiple bus information handling system that optimizes data transfers between a system bus and a peripheral bus
US5867675A (en) * 1996-08-06 1999-02-02 Compaq Computer Corp Apparatus and method for combining data streams with programmable wait states
US6064626A (en) * 1998-07-31 2000-05-16 Arm Limited Peripheral buses for integrated circuit
US6353867B1 (en) * 2000-01-14 2002-03-05 Insilicon Corporation Virtual component on-chip interface
US6633994B1 (en) * 2000-02-22 2003-10-14 International Business Machines Corporation Method and system for optimizing data transfers between devices interconnected by buses operating at different clocking speeds

Also Published As

Publication number Publication date
KR20020089318A (en) 2002-11-29
EP1337922A2 (en) 2003-08-27
US20020162043A1 (en) 2002-10-31
CN100343832C (en) 2007-10-17
US6857037B2 (en) 2005-02-15
JP3990631B2 (en) 2007-10-17
WO2002037288A3 (en) 2002-11-14
CN1636195A (en) 2005-07-06
DE60119155T2 (en) 2007-02-08
DE60119155D1 (en) 2006-06-01
EP1337922B1 (en) 2006-04-26
JP2004513430A (en) 2004-04-30
WO2002037288A2 (en) 2002-05-10
ATE324630T1 (en) 2006-05-15

Similar Documents

Publication Publication Date Title
AU2002224799A1 (en) Extension for the advanced microcontroller bus architecture (amba)
AU2002237714A1 (en) I2c bus control for isolating selected ic's for fast i2 bus communication
PL323387A1 (en) Extension card with switched on/off rom extension for pci bus computers
AU7081200A (en) Electronic commerce system architecture
AU1304301A (en) Information input/output unit
AU5130299A (en) Wrist-mounted i.v. administration set
GB9526665D0 (en) Data output buffer circuit for semiconductor device
WO2002014993A3 (en) Efficient clock start and stop apparatus for clock forwarded sytem i/o
TW465188B (en) Clock gate buffer circuit
MY118231A (en) Multi-protocol data bus system
PH31438A (en) Aqueous compositions useful as printing vehicles.
AU3232700A (en) Method and circuit for receiving dual edge clocked data
GB9807114D0 (en) Novel process
CA2283229A1 (en) Elastic bus interface data buffer
EA200000736A1 (en) PHARMACEUTICAL COMPOSITIONS
WO1998040819B1 (en) Elastic bus interface data buffer
TW362179B (en) Method and arrangement for transmitting system-specific data in a synchronous microprocessor system
AU2002219116A1 (en) Data bus
AU3779899A (en) Internet ic card system
WO2003105626A8 (en) Casing for at least partially receiving an applicator for cosmetic products
AU2001274232A1 (en) Supplement to enhance fertility
EP0766399A3 (en) Bidirectional driver circuit for PCI bussystem
AU3280999A (en) Monocrystalline ic module
EP1486879A3 (en) Pipelining access to serialization tokens on a bus
EP0385482A3 (en) Input switching device used in a logic mos integrated circuit