AU2002223847A1 - Data addressing - Google Patents

Data addressing

Info

Publication number
AU2002223847A1
AU2002223847A1 AU2002223847A AU2384702A AU2002223847A1 AU 2002223847 A1 AU2002223847 A1 AU 2002223847A1 AU 2002223847 A AU2002223847 A AU 2002223847A AU 2384702 A AU2384702 A AU 2384702A AU 2002223847 A1 AU2002223847 A1 AU 2002223847A1
Authority
AU
Australia
Prior art keywords
data addressing
addressing
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2002223847A
Inventor
John Lancaster
Martin Whitaker
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Aspex Technology Ltd
Original Assignee
Aspex Technology Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Aspex Technology Ltd filed Critical Aspex Technology Ltd
Publication of AU2002223847A1 publication Critical patent/AU2002223847A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043—LOAD or STORE instructions; Clear instruction
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G06F9/345—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes of multiple operands or results
AU2002223847A 2000-11-21 2001-11-21 Data addressing Abandoned AU2002223847A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
GBGB0028354.9A GB0028354D0 (en) 2000-11-21 2000-11-21 Improvements relating to memory addressing
GB0028354 2000-11-21
PCT/GB2001/005126 WO2002042906A1 (en) 2000-11-21 2001-11-21 Data addressing

Publications (1)

Publication Number Publication Date
AU2002223847A1 true AU2002223847A1 (en) 2002-06-03

Family

ID=9903573

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2002223847A Abandoned AU2002223847A1 (en) 2000-11-21 2001-11-21 Data addressing

Country Status (4)

Country Link
US (1) US7174442B2 (en)
AU (1) AU2002223847A1 (en)
GB (1) GB0028354D0 (en)
WO (1) WO2002042906A1 (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB0028354D0 (en) * 2000-11-21 2001-01-03 Aspex Technology Ltd Improvements relating to memory addressing
GB0130534D0 (en) * 2001-12-20 2002-02-06 Aspex Technology Ltd Improvements relating to data transfer addressing
GB0413700D0 (en) * 2004-06-18 2004-07-21 Aspex Semiconductor Ltd Improvements relating to mobile communications handling apparatus
US7627735B2 (en) * 2005-10-21 2009-12-01 Intel Corporation Implementing vector memory operations
CN101504600B (en) * 2009-01-21 2014-05-07 北京红旗胜利科技发展有限责任公司 Data transmission method used for micro-processor and micro-processor
US8560807B2 (en) * 2011-12-14 2013-10-15 International Business Machines Corporation Accessing a logic device through a serial interface
WO2013106210A1 (en) * 2012-01-10 2013-07-18 Intel Corporation Electronic apparatus having parallel memory banks

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4727474A (en) * 1983-02-18 1988-02-23 Loral Corporation Staging memory for massively parallel processor
JPH01265347A (en) * 1988-04-18 1989-10-23 Matsushita Electric Ind Co Ltd Address generating device
US6070003A (en) * 1989-11-17 2000-05-30 Texas Instruments Incorporated System and method of memory access in apparatus having plural processors and plural memories
US5181236A (en) * 1990-09-25 1993-01-19 Rockwell International Corporation Automatic call returning method for call distributor with message record capability
WO1993004429A2 (en) * 1991-08-13 1993-03-04 Board Of Regents Of The University Of Washington Method of generating multidimensional addresses in an imaging and graphics processing system
US6131092A (en) * 1992-08-07 2000-10-10 Masand; Brij System and method for identifying matches of query patterns to document text in a document textbase
US20010052062A1 (en) * 1994-03-01 2001-12-13 G. Jack Lipovski Parallel computer within dynamic random access memory
US5835788A (en) * 1996-09-18 1998-11-10 Electronics For Imaging System for transferring input/output data independently through an input/output bus interface in response to programmable instructions stored in a program memory
US6169786B1 (en) * 1997-02-28 2001-01-02 At&T Corp Method for accomplishing complete re-dial
GB0028354D0 (en) * 2000-11-21 2001-01-03 Aspex Technology Ltd Improvements relating to memory addressing

Also Published As

Publication number Publication date
WO2002042906A1 (en) 2002-05-30
US7174442B2 (en) 2007-02-06
GB0028354D0 (en) 2001-01-03
US20040064670A1 (en) 2004-04-01

Similar Documents

Publication Publication Date Title
AU2001237561A1 (en) Data access
AU2002244222A1 (en) Identity-centric data access
AU2001235860A1 (en) Data distribution
AU1719101A (en) Inputting data
AU2001283122A1 (en) Data storage system
AU2001230479A1 (en) Data streaming
AU2001282686A1 (en) Distributing time information
AU2002214335A1 (en) Data recorder
EP1265160A3 (en) Data structure
AU2001245708A1 (en) Data rate limiting
AU2001233946A1 (en) Data entry
AU2002228834A1 (en) Data relationship model
AU1078801A (en) Data extractor
AU1776001A (en) Rendering image data
AU2876501A (en) Data handling
AU2001278086A1 (en) Pseudo addressing
AUPR197400A0 (en) Data storage
AU2002223847A1 (en) Data addressing
AUPQ630700A0 (en) Data importer
AU2001264140A1 (en) Register addressing
AU2002219116A1 (en) Data bus
AU7681800A (en) Data logger
AU2001289297A1 (en) Data distribution
AU4863901A (en) Data processing
AU2001279732A1 (en) Data system