AU2002217800A1 - A method and an apparatus for a re-configurable processor - Google Patents

A method and an apparatus for a re-configurable processor

Info

Publication number
AU2002217800A1
AU2002217800A1 AU2002217800A AU1780002A AU2002217800A1 AU 2002217800 A1 AU2002217800 A1 AU 2002217800A1 AU 2002217800 A AU2002217800 A AU 2002217800A AU 1780002 A AU1780002 A AU 1780002A AU 2002217800 A1 AU2002217800 A1 AU 2002217800A1
Authority
AU
Australia
Prior art keywords
processor
changing
invention generally
generally relates
physical component
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2002217800A
Inventor
Chakravarthy Kosaraji
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of AU2002217800A1 publication Critical patent/AU2002217800A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H04L47/25—Flow control; Congestion control with rate being modified by the source upon detecting a change of network conditions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/4068—Electrical coupling
    • G06F13/4072—Drivers or receivers

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Software Systems (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Multi Processors (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Hardware Redundancy (AREA)
  • Logic Circuits (AREA)

Abstract

The invention generally relates to a method, apparatus, and system to change one or more communication pathways in a processor without changing a physical component layout in the processor. For example, in an embodiment, the invention generally relates to a routing agent to change one or more communication pathways in a processor without changing the physical component layout in the processor. In an embodiment, the invention generally relates to the following method. The method comprises sending a control signal to one or more components within a processor to change one or more communication pathways in the processor without changing the physical component layout in the processor. In an embodiment, the invention generally relates to a method of changing the bandwidth between a processor and a device exterior to the processor without changing the physical component layout in the processor.
AU2002217800A 2000-12-13 2001-11-13 A method and an apparatus for a re-configurable processor Abandoned AU2002217800A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/738,913 2000-12-13
US09/738,913 US6907490B2 (en) 2000-12-13 2000-12-13 Method and an apparatus for a re-configurable processor
PCT/US2001/043638 WO2002048862A2 (en) 2000-12-13 2001-11-13 A method and an apparatus for a re-configurable processor

Publications (1)

Publication Number Publication Date
AU2002217800A1 true AU2002217800A1 (en) 2002-06-24

Family

ID=24970005

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2002217800A Abandoned AU2002217800A1 (en) 2000-12-13 2001-11-13 A method and an apparatus for a re-configurable processor

Country Status (11)

Country Link
US (2) US6907490B2 (en)
EP (1) EP1377898B1 (en)
KR (1) KR100569750B1 (en)
CN (1) CN1279464C (en)
AT (1) ATE339721T1 (en)
AU (1) AU2002217800A1 (en)
DE (1) DE60123134T2 (en)
HK (1) HK1062213A1 (en)
RU (1) RU2283507C2 (en)
TW (1) TW552558B (en)
WO (1) WO2002048862A2 (en)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6826645B2 (en) 2000-12-13 2004-11-30 Intel Corporation Apparatus and a method to provide higher bandwidth or processing power on a bus
US6907490B2 (en) 2000-12-13 2005-06-14 Intel Corporation Method and an apparatus for a re-configurable processor
US8185602B2 (en) 2002-11-05 2012-05-22 Newisys, Inc. Transaction processing using multiple protocol engines in systems having multiple multi-processor clusters
US7158536B2 (en) * 2004-01-28 2007-01-02 Rambus Inc. Adaptive-allocation of I/O bandwidth using a configurable interconnect topology
US20050268019A1 (en) * 2004-06-01 2005-12-01 Che-Hui Chang Chien [interface and system for transmitting real-time data ]
US20070038794A1 (en) * 2005-08-10 2007-02-15 Purcell Brian T Method and system for allocating a bus
US7903643B1 (en) * 2005-12-29 2011-03-08 At&T Intellectual Property Ii, L.P. Method and apparatus for determining bandwidth for services over an Internet Protocol network
US20080114918A1 (en) * 2006-11-09 2008-05-15 Advanced Micro Devices, Inc. Configurable computer system
WO2008078195A2 (en) 2006-12-26 2008-07-03 Dali Systems Co., Ltd. Method and system for baseband predistortion linearization in multi-channel wideband communication systems
TWI385507B (en) * 2007-08-15 2013-02-11 Via Tech Inc Method and device for adjusting data transmission rate and computer system with the same function
US8223650B2 (en) * 2008-04-02 2012-07-17 Intel Corporation Express virtual channels in a packet switched on-chip interconnection network
KR101482210B1 (en) * 2009-01-08 2015-01-15 삼성전자 주식회사 Reconfigurable processor and method for reducing power consumption
US8848766B2 (en) 2010-08-17 2014-09-30 Dali Systems Co. Ltd. Neutral host architecture for a distributed antenna system
CN103597807B (en) 2010-09-14 2015-09-30 大理系统有限公司 Long-range reconfigurable distributing antenna system and method
KR101863605B1 (en) 2011-09-19 2018-07-06 삼성전자주식회사 Processor for Processing Stream Data
US20120095607A1 (en) * 2011-12-22 2012-04-19 Wells Ryan D Method, Apparatus, and System for Energy Efficiency and Energy Conservation Through Dynamic Management of Memory and Input/Output Subsystems
US10536553B1 (en) * 2015-09-04 2020-01-14 Cadence Design Systems, Inc. Method and system to transfer data between components of an emulation system
CN108735278B (en) * 2018-05-28 2021-09-14 成都华唯科技股份有限公司 Instruction transmission method and application suitable for rehabilitation equipment
US11283876B2 (en) * 2020-03-20 2022-03-22 Verizon Patent And Licensing Inc. Systems and methods for end-to-end request-response flow routing for geographically distributed client devices

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU615084B2 (en) 1988-12-15 1991-09-19 Pixar Method and apparatus for memory routing scheme
US5161156A (en) 1990-02-02 1992-11-03 International Business Machines Corporation Multiprocessing packet switching connection system having provision for error correction and recovery
US5386466A (en) * 1991-12-30 1995-01-31 At&T Corp. Automatic initialization of a distributed telecommunication system
US6151689A (en) 1992-12-17 2000-11-21 Tandem Computers Incorporated Detecting and isolating errors occurring in data communication in a multiple processor system
US5649162A (en) 1993-05-24 1997-07-15 Micron Electronics, Inc. Local bus interface
US5608446A (en) * 1994-03-31 1997-03-04 Lucent Technologies Inc. Apparatus and method for combining high bandwidth and low bandwidth data transfer
US5680397A (en) * 1995-03-13 1997-10-21 International Business Machines Corporation Multi-port LAN switch for a token-ring network
US6148356A (en) 1995-12-27 2000-11-14 Intel Corporation Scalable computer system
US5828865A (en) 1995-12-27 1998-10-27 Intel Corporation Dual mode bus bridge for interfacing a host bus and a personal computer interface bus
US5959995A (en) 1996-02-22 1999-09-28 Fujitsu, Ltd. Asynchronous packet switching
US5978387A (en) * 1996-05-31 1999-11-02 Mci Communications Corporation Dynamic allocation of data transmission resources
US5884071A (en) 1997-03-31 1999-03-16 Intel Corporation Method and apparatus for decoding enhancement instructions using alias encodings
US6449273B1 (en) * 1997-09-04 2002-09-10 Hyundai Electronics America Multi-port packet processor
KR100266696B1 (en) * 1998-06-03 2000-09-15 김영환 Serial communication interface circuit
US6337877B1 (en) * 1998-08-27 2002-01-08 Legerity, Inc. Method and apparatus for scaling modem transfer capacity in a multi-channel communications system
US6167476A (en) 1998-09-24 2000-12-26 Compaq Computer Corporation Apparatus, method and system for accelerated graphics port bus bridges
US6321269B1 (en) * 1998-12-29 2001-11-20 Apple Computer, Inc. Optimized performance for transaction-oriented communications using stream-based network protocols
US6473814B1 (en) * 1999-05-03 2002-10-29 International Business Machines Corporation System for optimally tuning a burst length by setting a maximum burst length based on a latency timer value and adjusting the maximum burst length based on a cache line size
US20020133620A1 (en) * 1999-05-24 2002-09-19 Krause Michael R. Access control in a network system
US6633946B1 (en) * 1999-09-28 2003-10-14 Sun Microsystems, Inc. Flexible switch-based I/O system interconnect
US6535939B1 (en) * 1999-11-09 2003-03-18 International Business Machines Corporation Dynamically configurable memory bus and scalability ports via hardware monitored bus utilizations
US6654909B1 (en) 2000-06-30 2003-11-25 Intel Corporation Apparatus and method for protecting critical resources against soft errors in high performance microprocessors
US6907490B2 (en) 2000-12-13 2005-06-14 Intel Corporation Method and an apparatus for a re-configurable processor
US6675266B2 (en) 2000-12-29 2004-01-06 Intel Corporation Circuit and method for protecting 1-hot and 2-hot vector tags in high performance microprocessors

Also Published As

Publication number Publication date
WO2002048862A3 (en) 2003-10-30
CN1279464C (en) 2006-10-11
TW552558B (en) 2003-09-11
DE60123134D1 (en) 2006-10-26
ATE339721T1 (en) 2006-10-15
KR20030061845A (en) 2003-07-22
EP1377898A2 (en) 2004-01-07
US6907490B2 (en) 2005-06-14
DE60123134T2 (en) 2007-08-30
US20050021897A1 (en) 2005-01-27
RU2283507C2 (en) 2006-09-10
WO2002048862A2 (en) 2002-06-20
KR100569750B1 (en) 2006-04-11
EP1377898B1 (en) 2006-09-13
CN1489727A (en) 2004-04-14
US7133957B2 (en) 2006-11-07
HK1062213A1 (en) 2004-10-21
US20020071431A1 (en) 2002-06-13
RU2003121543A (en) 2005-02-27

Similar Documents

Publication Publication Date Title
AU2002217800A1 (en) A method and an apparatus for a re-configurable processor
GB2383495A8 (en) Data processing devices which communicate via short range telecommunication signals with other compatible devices
KR970703077A (en) Telecom control method, system and device
SG105481A1 (en) Signal output device, driver circuit, and system and method for sending signals
WO2000022874A3 (en) Fitting system
WO2001065518A3 (en) System and method for using real-world images for providing routing directions
AU2001277773A1 (en) Data transmitting/receiving method, transmitting device, receiving device, transmitting/receiving system, and program
WO2001075636A3 (en) Hypercomputer
ATE291805T1 (en) SYSTEMS INCLUDING PACKET INTERFACE AND PACKET DMA (DIRECT MEMORY ACCESS) CIRCUITIES TO DIVIDE AND ASSEMBLY PACKET STREAMS
WO2005034176A3 (en) Apparatus and method for selectively configuring a memory device using a bi-stable relay
EP1422948A3 (en) Distribution device in a data signal processing installation and data signal processing installation
WO2003036874A3 (en) Communication system
EP1168120A3 (en) Method and device for serial data transmission between a position measuring system and a processing unit
WO1999016199A3 (en) A data encryption system for internet communication
WO2003028336A3 (en) Receipt of data messages in communications systems comprising redundant network paths
AU2002366348A1 (en) Communication system comprising a first and second transceiver and method for the operation thereof
WO2001055902A3 (en) Information service system
KR970004577A (en) Interface circuit for performing AMI control communication
EP1150507A3 (en) OSD System
AU2002223440A1 (en) Method for acquiring, monitoring and updating correction data for liquid-filled transmission systems
AU2002302341A1 (en) Method for controlling machines or devices on fixed line connections by means of at least one telecommunication network
EP1401170A3 (en) Electronic apparatus for a bussystem
WO2001080200A3 (en) System for remote-controlling electronic measuring devices
EP1296489A4 (en) Mobile communication service control apparatus and mobile communication service control method
GB2380908B (en) System and method for sounding music accompanied by vibration, for e.g a phone terminal