AU2001272973A1 - Method and apparatus to replay transformed instructions - Google Patents

Method and apparatus to replay transformed instructions

Info

Publication number
AU2001272973A1
AU2001272973A1 AU2001272973A AU7297301A AU2001272973A1 AU 2001272973 A1 AU2001272973 A1 AU 2001272973A1 AU 2001272973 A AU2001272973 A AU 2001272973A AU 7297301 A AU7297301 A AU 7297301A AU 2001272973 A1 AU2001272973 A1 AU 2001272973A1
Authority
AU
Australia
Prior art keywords
replay
transformed instructions
transformed
instructions
replay transformed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2001272973A
Inventor
Douglas Carmean
Karol Menezes
David Sager
Thomas Toll
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of AU2001272973A1 publication Critical patent/AU2001272973A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Retry When Errors Occur (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
AU2001272973A 2000-06-30 2001-06-21 Method and apparatus to replay transformed instructions Abandoned AU2001272973A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/608,567 US6880069B1 (en) 2000-06-30 2000-06-30 Replay instruction morphing
US09/608,567 2000-06-30
PCT/US2001/019914 WO2002003200A2 (en) 2000-06-30 2001-06-21 Method and apparatus to replay transformed instructions

Publications (1)

Publication Number Publication Date
AU2001272973A1 true AU2001272973A1 (en) 2002-01-14

Family

ID=24437062

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2001272973A Abandoned AU2001272973A1 (en) 2000-06-30 2001-06-21 Method and apparatus to replay transformed instructions

Country Status (5)

Country Link
US (2) US6880069B1 (en)
CN (1) CN1322415C (en)
AU (1) AU2001272973A1 (en)
GB (1) GB2381623B (en)
WO (1) WO2002003200A2 (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6625756B1 (en) * 1997-12-19 2003-09-23 Intel Corporation Replay mechanism for soft error recovery
US6880069B1 (en) 2000-06-30 2005-04-12 Intel Corporation Replay instruction morphing
US7076640B2 (en) 2002-02-05 2006-07-11 Sun Microsystems, Inc. Processor that eliminates mis-steering instruction fetch resulting from incorrect resolution of mis-speculated branch instructions
US7222218B2 (en) * 2002-10-22 2007-05-22 Sun Microsystems, Inc. System and method for goal-based scheduling of blocks of code for concurrent execution
US7346902B2 (en) * 2002-10-22 2008-03-18 Sun Microsystems, Inc. System and method for block-based concurrentization of software code
US7603664B2 (en) * 2002-10-22 2009-10-13 Sun Microsystems, Inc. System and method for marking software code
US7475232B2 (en) * 2005-07-19 2009-01-06 International Business Machines Corporation Performance of an in-order processor by no longer requiring a uniform completion point across different execution pipelines
US8122308B2 (en) * 2008-06-25 2012-02-21 Intel Corporation Securely clearing an error indicator

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4920477A (en) * 1987-04-20 1990-04-24 Multiflow Computer, Inc. Virtual address table look aside buffer miss recovery method and apparatus
US5958061A (en) 1996-07-24 1999-09-28 Transmeta Corporation Host microprocessor with apparatus for temporarily holding target processor state
US6199152B1 (en) * 1996-08-22 2001-03-06 Transmeta Corporation Translated memory protection apparatus for an advanced microprocessor
US5870607A (en) * 1996-09-11 1999-02-09 Brown University Research Foundation Method and apparatus for selective replay of computer programs
US6163838A (en) * 1996-11-13 2000-12-19 Intel Corporation Computer processor with a replay system
US5966544A (en) * 1996-11-13 1999-10-12 Intel Corporation Data speculatable processor having reply architecture
US5828868A (en) 1996-11-13 1998-10-27 Intel Corporation Processor having execution core sections operating at different clock rates
US6212626B1 (en) * 1996-11-13 2001-04-03 Intel Corporation Computer processor having a checker
US6052775A (en) * 1997-06-25 2000-04-18 Sun Microsystems, Inc. Method for non-intrusive cache fills and handling of load misses
US6058472A (en) 1997-06-25 2000-05-02 Sun Microsystems, Inc. Apparatus for maintaining program correctness while allowing loads to be boosted past stores in an out-of-order machine
US6240509B1 (en) * 1997-12-16 2001-05-29 Intel Corporation Out-of-pipeline trace buffer for holding instructions that may be re-executed following misspeculation
US6047370A (en) * 1997-12-19 2000-04-04 Intel Corporation Control of processor pipeline movement through replay queue and pointer backup
US6625756B1 (en) * 1997-12-19 2003-09-23 Intel Corporation Replay mechanism for soft error recovery
US6076153A (en) * 1997-12-24 2000-06-13 Intel Corporation Processor pipeline including partial replay
US6330711B1 (en) * 1998-07-30 2001-12-11 International Business Machines Corporation Method and apparatus for dynamic application and maintenance of programs
US6094717A (en) * 1998-07-31 2000-07-25 Intel Corp. Computer processor with a replay system having a plurality of checkers
US6513110B1 (en) * 1999-12-15 2003-01-28 Transmeta Corporation Check instruction and method
US6662361B1 (en) * 2000-01-14 2003-12-09 International Business Machines Corporation Method, system, program, and data structures for transforming an instruction in a first bit architecture to an instruction in a second bit architecture
US6594821B1 (en) * 2000-03-30 2003-07-15 Transmeta Corporation Translation consistency checking for modified target instructions by comparing to original copy
US6880069B1 (en) 2000-06-30 2005-04-12 Intel Corporation Replay instruction morphing

Also Published As

Publication number Publication date
US20050172107A1 (en) 2005-08-04
WO2002003200A3 (en) 2002-10-10
GB0301570D0 (en) 2003-02-26
CN1322415C (en) 2007-06-20
US8347066B2 (en) 2013-01-01
WO2002003200A2 (en) 2002-01-10
GB2381623B (en) 2005-02-09
CN1449520A (en) 2003-10-15
US6880069B1 (en) 2005-04-12
GB2381623A (en) 2003-05-07

Similar Documents

Publication Publication Date Title
AU2002236668A1 (en) Apparatus and method to reschedule instructions
AU2001263028A1 (en) Stream-cipher method and apparatus
AU2001256933A1 (en) Apparatus and method
AU2000264703A1 (en) Method and device for epilation by ultrasound
AU2001232771A1 (en) Method and apparatus for providing access to a secure region
GB2371673B (en) Performance instruction apparatus and method
AU2001247753A1 (en) Method and apparatus for integrated-battery devices
AU2001292563A1 (en) Multi-fastener surgical apparatus and method
AU2002220135A1 (en) Location-determination method and apparatus
AU2001275375A1 (en) Method and apparatus for microdermabrasion
AU2001262914A1 (en) Method and apparatus for electro-optic delay generation
AU2001229602A1 (en) Inoculation apparatus and method
AU2000246604A1 (en) Baling apparatus and method
AU2001227224A1 (en) Tomographic apparatus and method
AU2002234186A1 (en) Apparatus and method for applying multiple crc generators to crc calculation
AU2001286249A1 (en) Method and apparatus for crystallization
AU2001247323A1 (en) Apparatus and methods for wave soldering
AU2001272973A1 (en) Method and apparatus to replay transformed instructions
AU2001277035A1 (en) Apparatus and method for tissue capture
AU3392101A (en) Apparatus and method for suppressing fires
AU2000242290A1 (en) Apparatus and method for surgical fastening
AU2001245629A1 (en) Apparatus and method for securing borderwires to mattress innersprings
AU2001264510A1 (en) Method and system relating to positioning
AU5262901A (en) Apparatus and method for auction
AU2002227451A1 (en) Method and apparatus for reducing branch latency