ATE548696T1 - Energieeinsparung über dram-zugang - Google Patents

Energieeinsparung über dram-zugang

Info

Publication number
ATE548696T1
ATE548696T1 AT06849881T AT06849881T ATE548696T1 AT E548696 T1 ATE548696 T1 AT E548696T1 AT 06849881 T AT06849881 T AT 06849881T AT 06849881 T AT06849881 T AT 06849881T AT E548696 T1 ATE548696 T1 AT E548696T1
Authority
AT
Austria
Prior art keywords
buffer
cache
mini
lines
mode
Prior art date
Application number
AT06849881T
Other languages
English (en)
Inventor
Laurent Moll
Seungyoon Song
Peter Glaskowsky
Yu-Quin Cheng
Original Assignee
Oracle America Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US11/351,070 external-priority patent/US7516274B2/en
Priority claimed from US11/559,192 external-priority patent/US7899990B2/en
Application filed by Oracle America Inc filed Critical Oracle America Inc
Application granted granted Critical
Publication of ATE548696T1 publication Critical patent/ATE548696T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0888—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using selective caching, e.g. bypass
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means
    • G06F12/0835—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means for main memory peripheral accesses (e.g. I/O or DMA)
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1028—Power efficiency
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
AT06849881T 2005-11-15 2006-11-14 Energieeinsparung über dram-zugang ATE548696T1 (de)

Applications Claiming Priority (7)

Application Number Priority Date Filing Date Title
US73663205P 2005-11-15 2005-11-15
US73673605P 2005-11-15 2005-11-15
US76122006P 2006-01-23 2006-01-23
US11/351,070 US7516274B2 (en) 2005-11-15 2006-02-09 Power conservation via DRAM access reduction
US11/559,192 US7899990B2 (en) 2005-11-15 2006-11-13 Power conservation via DRAM access
US11/559,133 US7904659B2 (en) 2005-11-15 2006-11-13 Power conservation via DRAM access reduction
PCT/US2006/044129 WO2007097791A2 (en) 2005-11-15 2006-11-14 Power conservation via dram access

Publications (1)

Publication Number Publication Date
ATE548696T1 true ATE548696T1 (de) 2012-03-15

Family

ID=38438676

Family Applications (1)

Application Number Title Priority Date Filing Date
AT06849881T ATE548696T1 (de) 2005-11-15 2006-11-14 Energieeinsparung über dram-zugang

Country Status (3)

Country Link
EP (1) EP1958071B1 (de)
AT (1) ATE548696T1 (de)
WO (1) WO2007097791A2 (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10705590B2 (en) 2017-11-28 2020-07-07 Google Llc Power-conserving cache memory usage

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6219745B1 (en) * 1998-04-15 2001-04-17 Advanced Micro Devices, Inc. System and method for entering a stream read buffer mode to store non-cacheable or block data
WO2001039164A1 (en) * 1999-11-24 2001-05-31 Koninklijke Philips Electronics N.V. Data processing unit with access to the memory of another data processing unit during standby

Also Published As

Publication number Publication date
EP1958071A2 (de) 2008-08-20
EP1958071B1 (de) 2012-03-07
WO2007097791A2 (en) 2007-08-30
WO2007097791A3 (en) 2008-04-10

Similar Documents

Publication Publication Date Title
US7899990B2 (en) Power conservation via DRAM access
US7412570B2 (en) Small and power-efficient cache that can provide data for background DNA devices while the processor is in a low-power state
US7904659B2 (en) Power conservation via DRAM access reduction
Howard et al. A 48-core IA-32 message-passing processor with DVFS in 45nm CMOS
US7958312B2 (en) Small and power-efficient cache that can provide data for background DMA devices while the processor is in a low-power state
US20050097277A1 (en) Low power cache architecture
TW200609730A (en) Information processing apparatus and information processing method
US12130691B2 (en) Static power reduction in caches using deterministic naps
KR20170048738A (ko) 전자 장치 및 이의 메모리 관리 방법
EP2808758B1 (de) Stromsparbetrieb eines Cachespeichers
TW200745863A (en) Power conservation via DRAM access
WO2007097791A3 (en) Power conservation via dram access
US20070124538A1 (en) Power-efficient cache memory system and method therefor
TW200734879A (en) Enhanced first level storage cache using nonvolatile memory
Keramidas et al. A framework for efficient cache resizing
CN101356511A (zh) 通过dram存取的功率转换
TW200728985A (en) Reduction of snoop accesses
Chang et al. Impact of cache coherence protocols on the power consumption of stt-ram-based llc
CN102193875B (zh) 多核下基于Cache划分的自适应路预测算法
WO2006120408A3 (en) Memory caching in data processing
Zhang Balanced instruction cache: reducing conflict misses of direct-mapped caches through balanced subarray accesses
Juurlink et al. Dynamic techniques to reduce memory traffic in embedded systems
Bhadauria et al. A precisely tunable drowsy cache management mechanism
Lalwani et al. FPGA Implementation of High Throughput Cache Controller
Trajkovic et al. Reducing SDRAM Energy Consumption in Embedded Systems£