ATE532216T1 - Hochspannungs-mos-transistoranordnung und verfahren zu deren herstellung - Google Patents

Hochspannungs-mos-transistoranordnung und verfahren zu deren herstellung

Info

Publication number
ATE532216T1
ATE532216T1 AT06017292T AT06017292T ATE532216T1 AT E532216 T1 ATE532216 T1 AT E532216T1 AT 06017292 T AT06017292 T AT 06017292T AT 06017292 T AT06017292 T AT 06017292T AT E532216 T1 ATE532216 T1 AT E532216T1
Authority
AT
Austria
Prior art keywords
region
well
drain
drift
channel
Prior art date
Application number
AT06017292T
Other languages
English (en)
Inventor
Jong Mun Park
Georg Roehrer
Martin Knaipp
Original Assignee
Austriamicrosystems Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Austriamicrosystems Ag filed Critical Austriamicrosystems Ag
Application granted granted Critical
Publication of ATE532216T1 publication Critical patent/ATE532216T1/de

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
    • H10D62/149—Source or drain regions of field-effect devices
    • H10D62/151—Source or drain regions of field-effect devices of IGFETs 
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0221—Manufacture or treatment of FETs having insulated gates [IGFET] having asymmetry in the channel direction, e.g. lateral high-voltage MISFETs having drain offset region or extended-drain MOSFETs [EDMOS]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/601—Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs 
    • H10D30/603—Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs  having asymmetry in the channel direction, e.g. lateral high-voltage MISFETs having drain offset region or extended drain IGFETs [EDMOS]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/103—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
    • H10D62/105—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE] 
    • H10D62/106—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE]  having supplementary regions doped oppositely to or in rectifying contact with regions of the semiconductor bodies, e.g. guard rings with PN or Schottky junctions
    • H10D62/107—Buried supplementary regions, e.g. buried guard rings 
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/103—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
    • H10D62/105—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE] 
    • H10D62/109—Reduced surface field [RESURF] PN junction structures
    • H10D62/111—Multiple RESURF structures, e.g. double RESURF or 3D-RESURF structures
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
    • H10D62/149—Source or drain regions of field-effect devices
    • H10D62/151—Source or drain regions of field-effect devices of IGFETs 
    • H10D62/156—Drain regions of DMOS transistors
    • H10D62/157—Impurity concentrations or distributions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/17—Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
    • H10D62/351—Substrate regions of field-effect devices
    • H10D62/357—Substrate regions of field-effect devices of FETs
    • H10D62/364—Substrate regions of field-effect devices of FETs of IGFETs
    • H10D62/371—Inactive supplementary semiconductor regions, e.g. for preventing punch-through, improving capacity effect or leakage current
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
    • H10D30/65—Lateral DMOS [LDMOS] FETs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/113—Isolations within a component, i.e. internal isolations
    • H10D62/114—PN junction isolations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/17—Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
    • H10D62/393—Body regions of DMOS transistors or IGBTs 
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/27—Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
    • H10D64/311—Gate electrodes for field-effect devices
    • H10D64/411—Gate electrodes for field-effect devices for FETs
    • H10D64/511—Gate electrodes for field-effect devices for FETs for IGFETs
    • H10D64/514—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the insulating layers
    • H10D64/516—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the insulating layers the thicknesses being non-uniform

Landscapes

  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
AT06017292T 2006-08-18 2006-08-18 Hochspannungs-mos-transistoranordnung und verfahren zu deren herstellung ATE532216T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP06017292A EP1890336B1 (de) 2006-08-18 2006-08-18 Hochspannungs-MOS-Transistoranordnung und Verfahren zu deren Herstellung

Publications (1)

Publication Number Publication Date
ATE532216T1 true ATE532216T1 (de) 2011-11-15

Family

ID=37594145

Family Applications (1)

Application Number Title Priority Date Filing Date
AT06017292T ATE532216T1 (de) 2006-08-18 2006-08-18 Hochspannungs-mos-transistoranordnung und verfahren zu deren herstellung

Country Status (3)

Country Link
EP (1) EP1890336B1 (de)
AT (1) ATE532216T1 (de)
WO (1) WO2008020072A1 (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2402998B1 (de) * 2010-07-01 2020-04-08 ams AG Herstellung eines p-Kanal-LDMOS-Transistors
EP3157059B1 (de) * 2012-03-09 2020-07-22 ams AG Halbleiter esd-schutzelement
US20160035822A1 (en) 2014-07-30 2016-02-04 Freescale Semiconductor, Inc. High Voltage Semiconductor Devices and Methods for their Fabrication

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2001011681A1 (en) * 1999-08-11 2001-02-15 Ultrarf, Inc. Mosfet device having recessed gate-drain shield and method
GB2374456A (en) * 2000-12-09 2002-10-16 Esm Ltd High-voltage metal oxide semiconductor device and method of forming the device
US6677210B1 (en) 2002-02-28 2004-01-13 Linear Technology Corporation High voltage transistors with graded extension
DE102004014928B4 (de) * 2004-03-26 2018-07-12 Austriamicrosystems Ag Hochvolttransistor und Verfahren zu seiner Herstellung

Also Published As

Publication number Publication date
EP1890336A1 (de) 2008-02-20
WO2008020072A1 (en) 2008-02-21
EP1890336B1 (de) 2011-11-02

Similar Documents

Publication Publication Date Title
ATE555503T1 (de) Feldeffekttransistor und verfahren zu seiner herstellung
WO2007069188A3 (en) Mos transistor and a method of manufacturing a mos transistor
WO2014085410A8 (en) Ambipolar vertical field effect transistor
TW200703617A (en) Vertical carbon nanotube transistor integration
TW200633137A (en) Semiconductor constructions and transistors, and methods of forming semiconductor constructions and transistors
TW200511583A (en) Strained-channel fin field effect transistor (FET) with a uniform channel thickness and separate gates
WO2005086237A3 (en) Ldmos transistor and method of making the same
EP1914797A3 (de) Herstellungsverfahren eines lateralen Leistungs-MOSFET
WO2009055173A3 (en) Floating body field-effect transistors, and methods of forming floating body field-effect transistors
WO2010078054A3 (en) Tunnel field effect transistor and method of manufacturing same
TW200511508A (en) Semiconductor device, method for manufacturing the semiconductor device, and integrated circuit including the semiconductor device
WO2008091273A3 (en) Carbon nanotube field effect transistor
GB2434036A (en) A semiconductor device including semiconductor regions having differently strained channel regions and a method of manufacturing the same
WO2008146157A3 (en) Low voltage transistors
EP1496554A3 (de) Organischer Dünnschichttransistor und Verfahren zu seiner Herstellung
TW200620487A (en) A semiconductor device including semiconductor regions having differently strained channel regions and a method of manufacturing the same
TW200518336A (en) Method of fabricating high voltage transistor
TW200633220A (en) Lateral double-diffused MOS transistor and manufacturing method therefor
TW200729460A (en) Semiconductor device
ATE532216T1 (de) Hochspannungs-mos-transistoranordnung und verfahren zu deren herstellung
ATE484848T1 (de) Maskensparende herstellung komplementärer lateraler hochvolttransistoren mit resurf- struktur
TW200733247A (en) Multi-operational mode transistor with multiple-channel device structure
WO2005006443A8 (de) Logikgatter mit potentialfreier gate-elektrode für organische integrierte schaltungen
WO2009016301A3 (fr) Transistor organique à effet de champ et procédé de fabrication de ce transistor
WO2008039369A3 (en) Field-effect heterostructure transistors