ATE505871T1 - Schutz eines verschlüsselungsalgorithmus - Google Patents

Schutz eines verschlüsselungsalgorithmus

Info

Publication number
ATE505871T1
ATE505871T1 AT09168506T AT09168506T ATE505871T1 AT E505871 T1 ATE505871 T1 AT E505871T1 AT 09168506 T AT09168506 T AT 09168506T AT 09168506 T AT09168506 T AT 09168506T AT E505871 T1 ATE505871 T1 AT E505871T1
Authority
AT
Austria
Prior art keywords
values
protection
encryption
primary
primary values
Prior art date
Application number
AT09168506T
Other languages
English (en)
Inventor
Albert Martinez
Yannick Teglia
Original Assignee
St Microelectronics Rousset
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by St Microelectronics Rousset filed Critical St Microelectronics Rousset
Application granted granted Critical
Publication of ATE505871T1 publication Critical patent/ATE505871T1/de

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
    • H04L9/0618—Block ciphers, i.e. encrypting groups of characters of a plain text message using fixed encryption transformation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/002—Countermeasures against attacks on cryptographic mechanisms
    • H04L9/004—Countermeasures against attacks on cryptographic mechanisms for fault attacks

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Storage Device Security (AREA)
  • Emergency Protection Circuit Devices (AREA)
  • Insulated Conductors (AREA)
  • Vehicle Interior And Exterior Ornaments, Soundproofing, And Insulation (AREA)
AT09168506T 2008-08-28 2009-08-24 Schutz eines verschlüsselungsalgorithmus ATE505871T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR0855765A FR2935503A1 (fr) 2008-08-28 2008-08-28 Protection d'un algorithme de chiffrement

Publications (1)

Publication Number Publication Date
ATE505871T1 true ATE505871T1 (de) 2011-04-15

Family

ID=40524568

Family Applications (1)

Application Number Title Priority Date Filing Date
AT09168506T ATE505871T1 (de) 2008-08-28 2009-08-24 Schutz eines verschlüsselungsalgorithmus

Country Status (5)

Country Link
US (1) US8582757B2 (de)
EP (1) EP2159952B1 (de)
AT (1) ATE505871T1 (de)
DE (1) DE602009001070D1 (de)
FR (1) FR2935503A1 (de)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8675866B2 (en) * 2011-07-07 2014-03-18 Apple Inc. Multiplicative splits to protect cipher keys
KR101977772B1 (ko) * 2012-07-12 2019-05-13 삼성전자주식회사 데이터 처리 장치 및 이를 포함하는 보안 메모리 장치
WO2015178082A1 (ja) * 2014-05-21 2015-11-26 富士電機株式会社 情報処理装置、プログラム、及び記録媒体
US9774443B2 (en) * 2015-03-04 2017-09-26 Apple Inc. Computing key-schedules of the AES for use in white boxes
FR3040514B1 (fr) * 2015-09-02 2017-09-15 Stmicroelectronics Rousset Protection dpa d'un algorithme de rijndael
US11632231B2 (en) * 2020-03-05 2023-04-18 Novatek Microelectronics Corp. Substitute box, substitute method and apparatus thereof

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7403620B2 (en) * 2002-07-02 2008-07-22 Stmicroelectronics S.A. Cyphering/decyphering performed by an integrated circuit
FR2871969B1 (fr) * 2004-06-18 2006-12-01 Sagem Procede et dispositif d'execution d'un calcul cryptographique
US8005209B2 (en) * 2005-01-06 2011-08-23 Polytechnic University Invariance based concurrent error detection for the advanced encryption standard
FR2893796B1 (fr) * 2005-11-21 2008-01-04 Atmel Corp Procede de protection par chiffrement
JP4513752B2 (ja) * 2006-01-16 2010-07-28 ソニー株式会社 暗号処理装置、および暗号処理方法、並びにコンピュータ・プログラム
US7720225B2 (en) * 2006-03-07 2010-05-18 Research In Motion Limited Table splitting for cryptographic processes
KR100837270B1 (ko) * 2006-06-07 2008-06-11 삼성전자주식회사 스마트 카드 및 그것의 데이터 보안 방법
CA2688592C (en) * 2007-10-01 2014-04-15 Research In Motion Limited Substitution table masking for cryptographic processes
US7907724B2 (en) * 2007-10-25 2011-03-15 Infineon Technologies Ag Method and apparatus for protecting an RSA calculation on an output by means of the chinese remainder theorem

Also Published As

Publication number Publication date
EP2159952B1 (de) 2011-04-13
FR2935503A1 (fr) 2010-03-05
EP2159952A1 (de) 2010-03-03
DE602009001070D1 (de) 2011-05-26
US8582757B2 (en) 2013-11-12
US20100054460A1 (en) 2010-03-04

Similar Documents

Publication Publication Date Title
ATE505871T1 (de) Schutz eines verschlüsselungsalgorithmus
WO2009092903A3 (fr) Procede et dispositifs de protection d'un microcircuit contre des attaques visant a decouvrir une donnee secrete
TWI256644B (en) Programming non-volatile memory
PH12018500778A1 (en) Message authentication
DE602006004457D1 (de) Signatur für zugangs-token
HK1148096A1 (en) Enhanced note processing
MX2016010086A (es) Metodo y sistema para generar una llave de almacenamiento avanzada en un dispositivo movil sin elementos de seguridad.
WO2007146437A3 (en) User authentication system
WO2009105542A3 (en) A method and apparatus for secure trusted time techniques
JP2008293339A (ja) 乱数発生装置及び車両制御装置
US20200034573A1 (en) Transition from a boolean masking to an arithmetic masking
TW200802383A (en) Reduction of leakage current and program disturbs in flash memory devices
WO2013002833A3 (en) Binding of cryptographic content using unique device characteristics with server heuristics
FR2950721B1 (fr) Procede d'execution d'un algorithme de protection d'un dispositif electronique par masquage affine et dispositif associe
JP2017506850A5 (de)
WO2010084107A9 (fr) Circuit de cryptographie, protégé notamment contre les attaques par observation de fuites d'information par leur chiffrement
ATE545084T1 (de) Verfahren zum schutz einer kryptografischen vorrichtung gegen spa-, dpa- und zeitangriffe
BRPI0505518A (pt) método para autenticação de dispositivo de memória e dispositivo para o mesmo
EA201000043A1 (ru) Способы и устройства для приобретения активов, управления и использования активов
WO2011107319A3 (de) Verfahren und vorrichtung zum verifizieren eines speicherblocks eines nicht-flüchtigen speichers
EP2119103A4 (de) Massnahme gegen leistungsanalyseangriff für ecdsa
WO2009129195A3 (en) Secure debug interface and memory of a media security circuit and method
CY1123572T1 (el) Μεθοδος και συστημα προστασιας για τη μη εξουσιοδοτημενη αντιγραφη (κατα της κλωνοποιησης)
WO2007087911A3 (de) Verfahren, vorrichtung und system zum verifizieren von auf einer elliptischen kurve ermittelten punkten
WO2015157131A3 (en) System and method for boot sequence modification using chip-restricted instructions residing on an external memory device

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties