ATE493821T1 - GIGABIT ETHERNET ADAPTER - Google Patents

GIGABIT ETHERNET ADAPTER

Info

Publication number
ATE493821T1
ATE493821T1 AT02728953T AT02728953T ATE493821T1 AT E493821 T1 ATE493821 T1 AT E493821T1 AT 02728953 T AT02728953 T AT 02728953T AT 02728953 T AT02728953 T AT 02728953T AT E493821 T1 ATE493821 T1 AT E493821T1
Authority
AT
Austria
Prior art keywords
gigabit ethernet
byte
ethernet adapter
concurrently
solution
Prior art date
Application number
AT02728953T
Other languages
German (de)
Inventor
John Minami
Robin Uyeshiro
Michael Johnson
Steve Su
Original Assignee
Nvidia Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US10/093,340 external-priority patent/USRE39501E1/en
Priority claimed from US10/131,118 external-priority patent/US8218555B2/en
Application filed by Nvidia Corp filed Critical Nvidia Corp
Application granted granted Critical
Publication of ATE493821T1 publication Critical patent/ATE493821T1/en

Links

Abstract

<P>PROBLEM TO BE SOLVED: To provide a gigabit Ethernet adapter for adapting a plurality of communication protocols by providing a compact hardware solution to handl high network communication speeds. <P>SOLUTION: The invention comprises a hardware-integrated system with which a plurality of multiple network protocols are decoded in a byte-streaming manner concurrently and packet data are processed in one pass, thereby system memory and form factor requirements are reduced, while also software CPU is eliminated. A plurality of protocol state machines are included that decode network protocols concurrently as each byte is received. Each protocol handler parses, interprets and strips header information immediately from the packet, requiring no intermediate memory. <P>COPYRIGHT: (C)2009,JPO&INPIT
AT02728953T 2001-04-24 2002-04-24 GIGABIT ETHERNET ADAPTER ATE493821T1 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US28626501P 2001-04-24 2001-04-24
US10/093,340 USRE39501E1 (en) 1996-10-31 2002-03-06 Multiple network protocol encoder/decoder and data processor
US10/131,118 US8218555B2 (en) 2001-04-24 2002-04-23 Gigabit ethernet adapter
PCT/US2002/012889 WO2002086674A2 (en) 2001-04-24 2002-04-24 Gigabit ethernet adapter

Publications (1)

Publication Number Publication Date
ATE493821T1 true ATE493821T1 (en) 2011-01-15

Family

ID=39982279

Family Applications (1)

Application Number Title Priority Date Filing Date
AT02728953T ATE493821T1 (en) 2001-04-24 2002-04-24 GIGABIT ETHERNET ADAPTER

Country Status (3)

Country Link
JP (1) JP4916482B2 (en)
AT (1) ATE493821T1 (en)
DE (1) DE60238751D1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5278358B2 (en) * 2010-03-15 2013-09-04 三菱電機株式会社 Network connection device

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2993728B2 (en) * 1990-02-23 1999-12-27 株式会社日立製作所 Protocol high-speed processing unit
JP3282205B2 (en) * 1992-01-08 2002-05-13 株式会社日立製作所 Received data processing method and communication control device
JPH06309251A (en) * 1993-04-26 1994-11-04 Hitachi Ltd Computer on which high speed communication adaptor is mounted
US5448558A (en) * 1994-04-05 1995-09-05 International Business Machines Corporation Method and apparatus for managing packet FIFOS
JPH09153924A (en) * 1995-11-28 1997-06-10 Nec Corp Procedure error detection system for communication control system
US6034963A (en) * 1996-10-31 2000-03-07 Iready Corporation Multiple network protocol encoder/decoder and data processor
US6389479B1 (en) * 1997-10-14 2002-05-14 Alacritech, Inc. Intelligent network interface device and system for accelerated communication
US6141705A (en) * 1998-06-12 2000-10-31 Microsoft Corporation System for querying a peripheral device to determine its processing capabilities and then offloading specific processing tasks from a host to the peripheral device when needed
JP2000235536A (en) * 1999-02-15 2000-08-29 Fuji Xerox Co Ltd Data communication system and device

Also Published As

Publication number Publication date
DE60238751D1 (en) 2011-02-10
JP4916482B2 (en) 2012-04-11
JP2008259238A (en) 2008-10-23

Similar Documents

Publication Publication Date Title
JP4327199B2 (en) Packet combination in PCI Express
EP1411684B1 (en) Inter-packet gap generator for a network device and corresponding process
HK1067821A1 (en) Method, apparatus and computer program for the decapsulation and encapsulation of packets with multiple headers
US9509810B2 (en) Modified ethernet preamble for inter line card communications in a modular communication chassis
WO2003073626A3 (en) Method and process for signaling, communication and administration of networked objects
WO2004092930A3 (en) Transparent ipsec processing inline between a framer and a network component
GB2370479B (en) A method of processing data packets
US5859984A (en) HDLC asynchronous to synchronous converter
DE60208382D1 (en) Hybrid UMTS / WLAN telecommunication system
TW201138364A (en) Method and system for management based end-to-end sleep limitation in an energy efficient ethernet network
TW200601749A (en) Methods and apparatus for reconfiguring packets to have varying sizes and latencies
JP2011130516A (en) Method, apparatus and system for synchronized combining of packet data
US6483840B1 (en) High speed TCP/IP stack in silicon
WO2002006986A3 (en) Quality of service extensions for multimedia applications in wireless computer networks
WO2004017606A3 (en) System and method for decoding communications between nodes of a cluster server
WO2000067131A3 (en) Data transfer, synchronising applications, and low latency networks
EP1819103A8 (en) End-to-end prioritized data delivery on networks using IP over frame relay
JP2009213138A (en) Data transport container for transferring data in high speed internet protocol network
US20060002393A1 (en) Primary control marker data structure
JP2003018189A (en) Programmable protocol processing engine for network packet device
EP1766873A2 (en) Chaining control marker data structure
ATE493821T1 (en) GIGABIT ETHERNET ADAPTER
WO2002069603A3 (en) Ethernet to clan bridge
WO2001050628A8 (en) Transposing a bi-directional s0 data stream for transmission via a low-voltage network
US6999450B2 (en) Ethernet based TDM switch

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties