ATE463788T1 - Datenverarbeitungseinheit für anweisungen in geschachtelten schleifen - Google Patents

Datenverarbeitungseinheit für anweisungen in geschachtelten schleifen

Info

Publication number
ATE463788T1
ATE463788T1 AT07111026T AT07111026T ATE463788T1 AT E463788 T1 ATE463788 T1 AT E463788T1 AT 07111026 T AT07111026 T AT 07111026T AT 07111026 T AT07111026 T AT 07111026T AT E463788 T1 ATE463788 T1 AT E463788T1
Authority
AT
Austria
Prior art keywords
loop
nested
instruction
processing unit
data processing
Prior art date
Application number
AT07111026T
Other languages
English (en)
Inventor
Harald Gustafsson
Per Psersson
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Application granted granted Critical
Publication of ATE463788T1 publication Critical patent/ATE463788T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3802—Instruction prefetching
    • G06F9/3808—Instruction prefetching for instruction reuse, e.g. trace cache, branch target cache
    • G06F9/381—Loop buffering
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3005—Arrangements for executing specific machine instructions to perform operations for flow control
    • G06F9/30065—Loop control instructions; iterative instructions, e.g. LOOP, REPEAT
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
    • G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
    • G06F9/325—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address for loops, e.g. loop detection or loop counter

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Devices For Executing Special Programs (AREA)
  • Executing Machine-Instructions (AREA)
AT07111026T 2007-06-26 2007-06-26 Datenverarbeitungseinheit für anweisungen in geschachtelten schleifen ATE463788T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP07111026A EP2009544B1 (de) 2007-06-26 2007-06-26 Datenverarbeitungseinheit für Anweisungen in geschachtelten Schleifen

Publications (1)

Publication Number Publication Date
ATE463788T1 true ATE463788T1 (de) 2010-04-15

Family

ID=38481129

Family Applications (1)

Application Number Title Priority Date Filing Date
AT07111026T ATE463788T1 (de) 2007-06-26 2007-06-26 Datenverarbeitungseinheit für anweisungen in geschachtelten schleifen

Country Status (5)

Country Link
US (1) US20100169612A1 (de)
EP (1) EP2009544B1 (de)
AT (1) ATE463788T1 (de)
DE (1) DE602007005790D1 (de)
WO (1) WO2009000866A1 (de)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7950168B2 (en) * 2007-05-22 2011-05-31 Wolverine World Wide, Inc. Adjustable footwear sole construction
US8537747B2 (en) * 2009-08-14 2013-09-17 General Motors Llc Packet data origination for vehicle communication with a call center
KR101756820B1 (ko) * 2010-10-21 2017-07-12 삼성전자주식회사 중첩 루프를 처리하기 위한 재구성 가능 프로세서 및 방법
US20130185540A1 (en) * 2011-07-14 2013-07-18 Texas Instruments Incorporated Processor with multi-level looping vector coprocessor
US9280344B2 (en) * 2012-09-27 2016-03-08 Texas Instruments Incorporated Repeated execution of instruction with field indicating trigger event, additional instruction, or trigger signal destination
US20140188961A1 (en) * 2012-12-27 2014-07-03 Mikhail Plotnikov Vectorization Of Collapsed Multi-Nested Loops
US9606803B2 (en) * 2013-07-15 2017-03-28 Texas Instruments Incorporated Highly integrated scalable, flexible DSP megamodule architecture
US20160139901A1 (en) * 2014-11-18 2016-05-19 Qualcomm Incorporated Systems, methods, and computer programs for performing runtime auto parallelization of application code
US11544214B2 (en) * 2015-02-02 2023-01-03 Optimum Semiconductor Technologies, Inc. Monolithic vector processor configured to operate on variable length vectors using a vector length register
US9875104B2 (en) 2016-02-03 2018-01-23 Google Llc Accessing data in multi-dimensional tensors
GB2548603B (en) 2016-03-23 2018-09-26 Advanced Risc Mach Ltd Program loop control
GB2548602B (en) * 2016-03-23 2019-10-23 Advanced Risc Mach Ltd Program loop control
GB2548604B (en) 2016-03-23 2018-03-21 Advanced Risc Mach Ltd Branch instruction
JP6666554B2 (ja) * 2016-05-23 2020-03-18 富士通株式会社 情報処理装置、変換プログラム、及び変換方法
US10248908B2 (en) 2017-06-19 2019-04-02 Google Llc Alternative loop limits for accessing data in multi-dimensional tensors
GB2568776B (en) 2017-08-11 2020-10-28 Google Llc Neural network accelerator with parameters resident on chip
CN111062646B (zh) * 2019-12-31 2023-11-24 芜湖哈特机器人产业技术研究院有限公司 一种多层级嵌套循环任务派发方法
EP4154104A1 (de) * 2020-06-22 2023-03-29 Huawei Technologies Co., Ltd. Schaltung und verfahren zur schleifenverzweigungsvorhersage
US11481390B2 (en) * 2020-07-24 2022-10-25 Microsoft Technology Licensing, Llc Optimizing cursor loops in relational database systems using custom aggregates

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6085315A (en) * 1997-09-12 2000-07-04 Siemens Aktiengesellschaft Data processing device with loop pipeline
EP0992888B1 (de) * 1998-10-06 2008-08-20 Texas Instruments Inc. Verfahren und Vorrichtung zur iterativen Befehlsausführung
US6842895B2 (en) * 2000-12-21 2005-01-11 Freescale Semiconductor, Inc. Single instruction for multiple loops
US7231508B2 (en) * 2001-12-13 2007-06-12 Quicksilver Technologies Configurable finite state machine for operation of microinstruction providing execution enable control value
US6986028B2 (en) * 2002-04-22 2006-01-10 Texas Instruments Incorporated Repeat block with zero cycle overhead nesting

Also Published As

Publication number Publication date
DE602007005790D1 (de) 2010-05-20
US20100169612A1 (en) 2010-07-01
EP2009544A1 (de) 2008-12-31
EP2009544B1 (de) 2010-04-07
WO2009000866A1 (en) 2008-12-31

Similar Documents

Publication Publication Date Title
ATE463788T1 (de) Datenverarbeitungseinheit für anweisungen in geschachtelten schleifen
JP2004054585A5 (de)
TW200606715A (en) Processor having compound instruction and operation formats
JP2017027636A5 (de)
ATE432507T1 (de) Verschleierung von computerprogrammcodes
ATE438151T1 (de) Verschleierung von computerprogrammcodes
MY160644A (en) Controlling the Execution of Adjacent Instructions that are Dependent upon a Same Data Condition
MX2017016197A (es) Ventana de instruccion de procesador desacoplada y memoria intermedia de operando.
DE602007004587D1 (de) Verschleierung von Ausführungsspuren eines Computerprogrammcodes
GB2508312A (en) Instruction and logic to provide vector load-op/store-op with stride functionality
EP4250101A3 (de) Vektorfreundliches befehlsformat und dessen ausführung
GB2430289A (en) Selective execution of deferred instructions
GB2429554A (en) Method and apparatus to vectorize multiple input instructions
EP1416375A3 (de) Verfahren und Vorrichtung zur Verringerung des Haltens der Befehlspipeline
DK2229620T3 (da) Facilitet til ekstrahering af cache attributter og instruktion dertil
WO2011088414A3 (en) Systems and methods for per-action compiling in contact handling systems
MY160351A (en) Illegal Mode Change Handling
GB201305036D0 (en) Method and apparatus for reducing power consumption in a processor by powering down an instruction fetch unit
MY158864A (en) Decoding Instructions from Multiple Instruction Sets
IL185594A0 (en) Power saving methods and apparatus to selectively enable cache bits based on known processor state
DE602007006276D1 (de) Effiziente speicherhierarchieverwaltung
WO2011044398A3 (en) Computer for amdahl-compliant algorithms like matrix inversion
WO2011161429A3 (en) System and method for tracing the activity of a data processing unit supporting speculative instruction execution and out-of-order data transfers
JP2014510351A5 (de)
WO2015017129A4 (en) Multi-threaded gpu pipeline

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties