ATE100612T1 - INTEGRATED CIRCUITS. - Google Patents

INTEGRATED CIRCUITS.

Info

Publication number
ATE100612T1
ATE100612T1 AT88905982T AT88905982T ATE100612T1 AT E100612 T1 ATE100612 T1 AT E100612T1 AT 88905982 T AT88905982 T AT 88905982T AT 88905982 T AT88905982 T AT 88905982T AT E100612 T1 ATE100612 T1 AT E100612T1
Authority
AT
Austria
Prior art keywords
integrated circuits
circuits
integrated
Prior art date
Application number
AT88905982T
Other languages
German (de)
Inventor
Ivor Catt
Original Assignee
Ivor Catt
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from GB878716849A external-priority patent/GB8716849D0/en
Application filed by Ivor Catt filed Critical Ivor Catt
Priority claimed from PCT/GB1988/000570 external-priority patent/WO1989000728A1/en
Application granted granted Critical
Publication of ATE100612T1 publication Critical patent/ATE100612T1/en

Links

AT88905982T 1987-07-17 1988-07-15 INTEGRATED CIRCUITS. ATE100612T1 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
GB878716849A GB8716849D0 (en) 1987-07-17 1987-07-17 Electronics & power
GB888800253A GB8800253D0 (en) 1987-07-17 1988-01-07 Fault tolerant ultra large scale integration
PCT/GB1988/000570 WO1989000728A1 (en) 1987-07-17 1988-07-15 Integrated circuits
EP88905982A EP0366702B1 (en) 1987-07-17 1988-07-15 Integrated circuits

Publications (1)

Publication Number Publication Date
ATE100612T1 true ATE100612T1 (en) 1994-02-15

Family

ID=27232121

Family Applications (1)

Application Number Title Priority Date Filing Date
AT88905982T ATE100612T1 (en) 1987-07-17 1988-07-15 INTEGRATED CIRCUITS.

Country Status (1)

Country Link
AT (1) ATE100612T1 (en)

Similar Documents

Publication Publication Date Title
NO891828L (en) INTEGRATED CIRCUITS.
DE3853814D1 (en) Integrated semiconductor circuit.
DE3773384D1 (en) CONNECTING ARRANGEMENT FOR MULTIPLE INTEGRATED CIRCUITS.
IT1229936B (en) ELECTRONIC EMPORIO.
DE68921269D1 (en) Integrated test circuit.
DE69233067D1 (en) Integrated circuits
DE3770461D1 (en) ELECTRONIC INCLINATOR.
DE3885026D1 (en) Driver circuit.
DE3850629D1 (en) Adaptable circuit.
FI882552A (en) (1H-AZOL-1-YLMETHYL) SUBSTITUERADE BENZOTRIAZOLDERIVAT.
DE3766422D1 (en) INTEGRATED HYBRID CIRCUIT.
DE68921088D1 (en) Integrated semiconductor circuit.
DE3889069D1 (en) Delay circuits for integrated circuits.
DE69014998D1 (en) Local connections for integrated circuits.
DE3774062D1 (en) CONNECTION LINES FOR INTEGRATED CIRCUITS.
DE3887849D1 (en) Integrated circuit pack.
DE68920219D1 (en) Temperature compensated bipolar circuits.
DE3879737D1 (en) PLUG-IN HOUSING FOR INTEGRATED CIRCUITS.
DE3884492D1 (en) INTEGRATED SEMICONDUCTOR CIRCUIT ARRANGEMENT.
DE3889570D1 (en) Semiconductor circuit.
DE3768881D1 (en) INTEGRATED CIRCUITS WITH STEPPED DIELECTRIC.
DE68916093D1 (en) Integrated circuit.
DE3787838D1 (en) Circuits with several controlled amplifier elements.
DE68923573D1 (en) Input circuits.
DE3683242D1 (en) DOUBLE-REDUNDANT ERROR-MASKING LOGICAL CIRCUITS.

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties