AT273544B - Circuit arrangement for a digital buffer memory - Google Patents
Circuit arrangement for a digital buffer memoryInfo
- Publication number
- AT273544B AT273544B AT131268A AT131268A AT273544B AT 273544 B AT273544 B AT 273544B AT 131268 A AT131268 A AT 131268A AT 131268 A AT131268 A AT 131268A AT 273544 B AT273544 B AT 273544B
- Authority
- AT
- Austria
- Prior art keywords
- buffer memory
- circuit arrangement
- digital buffer
- digital
- arrangement
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/4067—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the bipolar type
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Electronic Switches (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| AT131268A AT273544B (en) | 1968-02-12 | 1968-02-12 | Circuit arrangement for a digital buffer memory |
| DE19681774563 DE1774563A1 (en) | 1968-02-12 | 1968-07-16 | Circuit arrangement for a digital buffer memory |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| AT131268A AT273544B (en) | 1968-02-12 | 1968-02-12 | Circuit arrangement for a digital buffer memory |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| AT273544B true AT273544B (en) | 1969-08-11 |
Family
ID=3511158
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT131268A AT273544B (en) | 1968-02-12 | 1968-02-12 | Circuit arrangement for a digital buffer memory |
Country Status (2)
| Country | Link |
|---|---|
| AT (1) | AT273544B (en) |
| DE (1) | DE1774563A1 (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4259731A (en) * | 1979-11-14 | 1981-03-31 | Motorola, Inc. | Quiet row selection circuitry |
-
1968
- 1968-02-12 AT AT131268A patent/AT273544B/en active
- 1968-07-16 DE DE19681774563 patent/DE1774563A1/en active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| DE1774563A1 (en) | 1972-03-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| AT311226B (en) | Plug-in module for a kit | |
| CH499202A (en) | Connection device for semiconductor elements | |
| CH511511A (en) | Semiconductor arrangement | |
| AT293668B (en) | Fitting for an armchair | |
| NL161942C (en) | EMITTER-LINKED LOGIC CIRCUIT. | |
| CH503435A (en) | Digital counter | |
| AT275424B (en) | Support structure for an excavator | |
| DE1953364B2 (en) | DATA PROCESSING ARRANGEMENT | |
| CH417185A (en) | Circuit arrangement for a dynamically acting data memory | |
| CH514197A (en) | Electronic calculator | |
| CH504075A (en) | Solid-state digital memory | |
| AT318723B (en) | Circuit for a television receiver | |
| AT298600B (en) | CIRCUIT BAR | |
| CH501969A (en) | Electronic calculator | |
| CH520983A (en) | Memory | |
| AT286885B (en) | Support structure for an excavator | |
| AT273544B (en) | Circuit arrangement for a digital buffer memory | |
| AT292544B (en) | Loading box | |
| CH509694A (en) | Circuit arrangement for a converter | |
| CH495634A (en) | Integrated circuit | |
| CH518662A (en) | Circuit arrangement for a voice-protected touch dial receiver | |
| CH495090A (en) | Digital memory circuit | |
| AT306825B (en) | Junction box for telephones | |
| CH502731A (en) | Circuit arrangement for a loudspeaker station | |
| CH519725A (en) | Circuit arrangement for a frequency comparison |