AR018927A1 - METHOD AND APPARATUS FOR STORAGE AND ACCESS TO DIFFERENT SEQUENCES OF CHIPS. - Google Patents
METHOD AND APPARATUS FOR STORAGE AND ACCESS TO DIFFERENT SEQUENCES OF CHIPS.Info
- Publication number
- AR018927A1 AR018927A1 ARP990103011A ARP990103011A AR018927A1 AR 018927 A1 AR018927 A1 AR 018927A1 AR P990103011 A ARP990103011 A AR P990103011A AR P990103011 A ARP990103011 A AR P990103011A AR 018927 A1 AR018927 A1 AR 018927A1
- Authority
- AR
- Argentina
- Prior art keywords
- sequences
- chip
- memory
- different
- chip sequence
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/69—Spread spectrum techniques
- H04B1/707—Spread spectrum techniques using direct sequence modulation
- H04B1/7097—Interference-related aspects
- H04B1/711—Interference-related aspects the interference being multi-path interference
- H04B1/7115—Constructive combining of multi-path signals, i.e. RAKE receivers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/69—Spread spectrum techniques
- H04B1/707—Spread spectrum techniques using direct sequence modulation
- H04B1/7073—Synchronisation aspects
- H04B1/7075—Synchronisation aspects with code phase acquisition
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/69—Spread spectrum techniques
- H04B1/707—Spread spectrum techniques using direct sequence modulation
- H04B1/709—Correlator structure
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/69—Spread spectrum techniques
- H04B1/707—Spread spectrum techniques using direct sequence modulation
- H04B1/7097—Interference-related aspects
- H04B1/711—Interference-related aspects the interference being multi-path interference
- H04B1/7115—Constructive combining of multi-path signals, i.e. RAKE receivers
- H04B1/7117—Selection, re-selection, allocation or re-allocation of paths to fingers, e.g. timing offset control of allocated fingers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B2201/00—Indexing scheme relating to details of transmission systems not covered by a single group of H04B3/00 - H04B13/00
- H04B2201/69—Orthogonal indexing scheme relating to spread spectrum techniques in general
- H04B2201/707—Orthogonal indexing scheme relating to spread spectrum techniques in general relating to direct sequence modulation
- H04B2201/70707—Efficiency-related aspects
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Mobile Radio Communication Systems (AREA)
- Circuits Of Receivers In General (AREA)
- Radar Systems Or Details Thereof (AREA)
Abstract
Un generador de secuencias de chips genera diferentes secuencias de chips en una memoria que tiene un sistema de direcciones de memoria. Un lector desecuencias de chips usa un generador de direcciones de lectura de memoria para acceder a las diferentes fases de las diferentes secuencias. El lector desecuencias de chips entrega las diferentes fases de las diferentes secuencias a los diferentes correlacionadores o circuitos empleados en un receptor deespectro esparcido. El lector de secuencias dechips tiene un generador de direcciones de lectura de memoria. El generador de direcciones de lectura de memoriagenera una direccion de lectura de memoria que es dependiente de un valor de seleccion de dedo y de un valor de contador. Cada valor de seleccionde dedo corresponde a una secuencia de chips particular y a una fase particular. El valor de contador corresponde a una posicion en el tiempo. Ensituaciones de modo de descanso, el valor de contador se cambia para que corresponda, por ejemplo,a una cantidad de ciclos de reloj igual a lacantidad de cielos de reloj de un período de descanso. Como consecuencia de ello, el receptor puede conservar energía durante el período de descansoe igualmente acceder a la fase correcta de la secuencia correcta al final del período de descanso. La memoria también se puede usar para almacenarlas secuencias de radiolocalizacion. El generador de secuencias de chips genera nuevas secuencias de chips segun sea necesario y las graba en lasdirecciones anteriormente empleadas para almacenar secuencia de chips que ya no se necesitan.A chip sequence generator generates different chip sequences in a memory that has a memory address system. A chip sequence reader uses a memory read address generator to access the different phases of the different sequences. The chip sequence reader delivers the different phases of the different sequences to the different correlators or circuits used in a spread spectrum receiver. The chip sequence reader has a memory reading address generator. The memory read address generator generates a memory read address that is dependent on a finger selection value and a counter value. Each finger selection value corresponds to a particular chip sequence and a particular phase. The counter value corresponds to a position in time. In sleep mode tests, the counter value is changed to correspond, for example, to a number of clock cycles equal to the amount of clock skies of a rest period. As a consequence, the receiver can conserve energy during the rest period and also access the correct phase of the correct sequence at the end of the rest period. Memory can also be used to store radiolocation sequences. The chip sequence generator generates new chip sequences as needed and records them in the addresses previously used to store chip sequences that are no longer needed.
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10277098A | 1998-06-23 | 1998-06-23 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| AR018927A1 true AR018927A1 (en) | 2001-12-12 |
Family
ID=22291593
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| ARP990103011A AR018927A1 (en) | 1998-06-23 | 1999-06-23 | METHOD AND APPARATUS FOR STORAGE AND ACCESS TO DIFFERENT SEQUENCES OF CHIPS. |
Country Status (15)
| Country | Link |
|---|---|
| EP (1) | EP1090465A1 (en) |
| JP (1) | JP2002519887A (en) |
| KR (1) | KR20010071566A (en) |
| CN (1) | CN1307756A (en) |
| AR (1) | AR018927A1 (en) |
| AU (1) | AU4941099A (en) |
| BR (1) | BR9911434A (en) |
| CA (1) | CA2335742A1 (en) |
| EE (1) | EE200000777A (en) |
| HK (1) | HK1039225A1 (en) |
| ID (1) | ID27301A (en) |
| IL (1) | IL139840A0 (en) |
| NO (1) | NO20006509D0 (en) |
| RU (1) | RU2001101930A (en) |
| WO (1) | WO1999067895A1 (en) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7085246B1 (en) | 1999-05-19 | 2006-08-01 | Motorola, Inc. | Method and apparatus for acquisition of a spread-spectrum signal |
| US7031271B1 (en) * | 1999-05-19 | 2006-04-18 | Motorola, Inc. | Method of and apparatus for activating a spread-spectrum radiotelephone |
| DE10241691A1 (en) * | 2002-09-09 | 2004-03-25 | Infineon Technologies Ag | Correlation device for mobile radio system correlates generated correlation word with dataword obtained from stored sequence of sample values of received signal |
| US7522655B2 (en) | 2002-09-09 | 2009-04-21 | Infineon Technologies Ag | Method and device for carrying out a plurality of correlation procedures in a mobile telephony environment |
| CN100365945C (en) * | 2005-07-28 | 2008-01-30 | 上海大学 | Spread spectrum communicatoion system and non-centre wireless network for implementing CDMA by single different phase sequence of spread spectrum code |
| CN101162919B (en) * | 2006-10-11 | 2011-01-05 | 中兴通讯股份有限公司 | Data caching circuit |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5345508A (en) * | 1993-08-23 | 1994-09-06 | Apple Computer, Inc. | Method and apparatus for variable-overhead cached encryption |
| US5490165A (en) * | 1993-10-28 | 1996-02-06 | Qualcomm Incorporated | Demodulation element assignment in a system capable of receiving multiple signals |
| JP2689890B2 (en) * | 1993-12-30 | 1997-12-10 | 日本電気株式会社 | Spread spectrum receiver |
| US5457713A (en) * | 1994-03-07 | 1995-10-10 | Sanconix, Inc. | Spread spectrum alignment repositioning method |
| JP3372135B2 (en) * | 1995-05-24 | 2003-01-27 | ソニー株式会社 | Communication terminal device |
| EP0767544A3 (en) * | 1995-10-04 | 2002-02-27 | Interuniversitair Micro-Elektronica Centrum Vzw | Programmable modem using spread spectrum communication |
-
1999
- 1999-06-16 BR BR9911434-8A patent/BR9911434A/en not_active Application Discontinuation
- 1999-06-16 EE EEP200000777A patent/EE200000777A/en unknown
- 1999-06-16 RU RU2001101930/09A patent/RU2001101930A/en not_active Application Discontinuation
- 1999-06-16 IL IL13984099A patent/IL139840A0/en unknown
- 1999-06-16 WO PCT/SE1999/001078 patent/WO1999067895A1/en not_active Application Discontinuation
- 1999-06-16 JP JP2000556455A patent/JP2002519887A/en not_active Withdrawn
- 1999-06-16 CA CA002335742A patent/CA2335742A1/en not_active Abandoned
- 1999-06-16 CN CN99807850A patent/CN1307756A/en active Pending
- 1999-06-16 ID IDW20010050A patent/ID27301A/en unknown
- 1999-06-16 AU AU49410/99A patent/AU4941099A/en not_active Abandoned
- 1999-06-16 EP EP99933343A patent/EP1090465A1/en not_active Withdrawn
- 1999-06-16 KR KR1020007014605A patent/KR20010071566A/en not_active Application Discontinuation
- 1999-06-23 AR ARP990103011A patent/AR018927A1/en unknown
-
2000
- 2000-12-20 NO NO20006509A patent/NO20006509D0/en not_active Application Discontinuation
-
2002
- 2002-01-30 HK HK02100737.6A patent/HK1039225A1/en unknown
Also Published As
| Publication number | Publication date |
|---|---|
| EP1090465A1 (en) | 2001-04-11 |
| WO1999067895A1 (en) | 1999-12-29 |
| RU2001101930A (en) | 2002-12-20 |
| JP2002519887A (en) | 2002-07-02 |
| BR9911434A (en) | 2001-03-20 |
| ID27301A (en) | 2001-03-22 |
| NO20006509L (en) | 2000-12-20 |
| HK1039225A1 (en) | 2002-04-12 |
| AU4941099A (en) | 2000-01-10 |
| CN1307756A (en) | 2001-08-08 |
| IL139840A0 (en) | 2002-02-10 |
| CA2335742A1 (en) | 1999-12-29 |
| NO20006509D0 (en) | 2000-12-20 |
| KR20010071566A (en) | 2001-07-28 |
| EE200000777A (en) | 2002-04-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2005504466A5 (en) | ||
| KR880014468A (en) | Memory test method and device | |
| DK1356470T3 (en) | Sensing device for a passive matrix memory and reading method for use therewith | |
| KR950704865A (en) | Sliding correlator | |
| AR018927A1 (en) | METHOD AND APPARATUS FOR STORAGE AND ACCESS TO DIFFERENT SEQUENCES OF CHIPS. | |
| BRPI0408411A (en) | mobile equipment for non-stationary use | |
| EP0831493A3 (en) | Improvements in or relating to memory devices | |
| HUP0104005A1 (en) | Method for addressing a bitstream to be recorded on a storage medium | |
| CO4830487A1 (en) | GENERATOR AND ASSOCIATED METHOD OF RANDOM PSEUDO SEQUENCE | |
| ATE521970T1 (en) | ROLL-BACK METHOD FOR A CHIP CARD | |
| AR022073A1 (en) | TRANSMITTER, RECEIVER AND METHOD IN A TELECOMMUNICATION SYSTEM TO GENERATE PN SEQUENCES FOR A PLURALITY OF USER CHANNELS | |
| DE69903791T2 (en) | DATA CARRIER WITH TEST DEVICE FOR TESTING ACCESS TO A DATA READING DEVICE | |
| DE60000996D1 (en) | DATA STORAGE AND RECOVERY | |
| WO1989009471A3 (en) | Memory selftest method and apparatus | |
| DE60027339D1 (en) | Reference voltage generator for an integrated circuit such as dynamic random access memory (DRAM) | |
| ES2058469T3 (en) | DATA PROCESSING SYSTEM WITH CYCLE INTERMEDIATE DATA STORAGE, AND SELECTION MEANS TO SELECT MEMORY ADDRESSES, SUITABLE FOR USE IN SUCH SYSTEM. | |
| CN205139315U (en) | Chip lectotype tester | |
| ES2088411T3 (en) | CIRCUIT PROVISION TO VERIFY DATA STORED IN A RANDOM ACCESS MEMORY. | |
| KR970055707A (en) | High speed operation PN code initial synchronization acquisition device for CDMA | |
| ATE359572T1 (en) | SECURED CHIP CARD SYSTEM THAT CAN BE USED AS AN ELECTRONIC WALLET | |
| KR100392357B1 (en) | Method and Apparatus for Random Offset Pseudo Random Noise Generation in CDMA | |
| RU2002123512A (en) | TEMPORARY CORRELATION METER | |
| SU1302325A1 (en) | Device for checking internal memory | |
| KR940026964A (en) | Semiconductor memory device | |
| JPS57164499A (en) | Testing method of ic memory |