CN101902626B - Bitstream buffer controller and control method thereof - Google Patents
Bitstream buffer controller and control method thereof Download PDFInfo
- Publication number
- CN101902626B CN101902626B CN 200910142703 CN200910142703A CN101902626B CN 101902626 B CN101902626 B CN 101902626B CN 200910142703 CN200910142703 CN 200910142703 CN 200910142703 A CN200910142703 A CN 200910142703A CN 101902626 B CN101902626 B CN 101902626B
- Authority
- CN
- China
- Prior art keywords
- bit stream
- out buffer
- buffer
- video decoder
- byte sequence
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Compression Or Coding Systems Of Tv Signals (AREA)
Abstract
The invention provides a bitstream buffer controller for a video decoder. The bitstream buffer controller comprises a first first-in first-out buffer, a second first-in first-out buffer and an interrupt controller, wherein the first first-in first-out buffer is used for storing input bitstream, and the second first-in first-out buffer is used for storing effective load, wherein the effective load is taken from the input bitstream; and the interrupt controller generates an interrupt signal according to the full states of the first first-in first-out buffer and the second first-in first-out buffer, therefore, when the effective load is loaded at every time, the video decoder can be switched without detecting the full states so as to load the effective load.
Description
Technical field
The present invention is about a kind of Video Decoder, particularly about a kind of bitstream buffer controller that is used for decoder H.264/AVC with and control method.
Background technology
First-in first-out buffer is used in the bit stream controller of Video Decoder usually, is used for temporary and flow control, its also often by as round-robin queue with the read-write pointer.Previous read-write pointer is all identical memory location; And fifo queue is empty; As a rule the dummy status of Video Decoder inquiry first in first out earlier, the correctness of the data that store when guaranteeing each reading of data, thereby reduce the efficient of Video Decoder.
Therefore, current demand provides a bitstream buffer controller, and it can reduce the unnecessary formation of the first in first out dummy status of Video Decoder.
Summary of the invention
The present invention provides a kind of effective bitstream buffer controller, and it has the inspection module of the dummy status of scalable bitstream.
A kind of bitstream buffer controller that is used for Video Decoder; It comprises first first-in first-out buffer, second first-in first-out buffer and interrupt control unit; This first first-in first-out buffer is in order to store incoming bit stream, and second first-in first-out buffer is in order to store Payload, and wherein this Payload is taken from this incoming bit stream; And this interrupt control unit system according to the full state (fullness status) of this first first-in first-out buffer and this second first-in first-out buffer to produce interrupt signal; Make at every turn when loading this Payload, this Video Decoder can need not to check that this full state promptly switches, to load this Payload.
A kind of spy who is used for Video Decoder flows buffer control method; It comprises: the incoming bit stream that receives and store first first-in first-out buffer; Obtain and store Payload; This Payload is taken from this incoming bit stream in second first-in first-out buffer, and produces interrupt signal according to the full state of first first-in first-out buffer and second first-in first-out buffer, makes this Video Decoder at checking mode with do not switch between the checking mode; To load this Payload, consequently check that the frequency of this full state can reduce.
Via producing suitable interrupt signal and keeping SW letter formula index; Interrupt as long as trigger, the present invention helps to allow processor inspection index state, that is to say; The state index that bit stream need not to confirm first-in first-out buffer just can be by access, and reaches the effect of raising process process usefulness.
The aforementioned paragraphs summary description characteristic of the present invention and technical advantages, in order to more clearly understand specification specified of the present invention, further feature of the present invention and advantage are exposed in the following specification
Description of drawings
Accompanying drawing simple declaration and accompanying drawing thereof below are provided, thereby more completely disclose details of the present invention and advantage:
Fig. 1 is the calcspar of configuration that shows the bitstream buffer controller of relevant one embodiment of the present of invention.
Fig. 2 shows the control signal of the bitstream buffer controller that is used for Fig. 1 and the calcspar of data streaming detail.
Fig. 3 is the flow chart of operation of the bitstream buffer controller of displayed map 1.
[primary clustering symbol description]
100 bitstream buffer controllers
101 Video Decoders
102 external memory storages
103 memory interfaces
104 bit stream first-in first-out buffers
105 management of process devices
The elementary bit stream parser of 107 packetizeds
The parser of 108 network abstract layer units to raw byte sequence load
109 raw byte sequence load first-in first-out buffer
110 interrupt control units
112 bit stream managers
201 bitstream buffer controllers
202 multiplexers
301,302,303,304,305 steps
Embodiment
The associated description of the following embodiment of the invention is about accompanying drawing of the present invention.
Fig. 1 is the calcspar of configuration that shows the bitstream buffer controller 100 of relevant one embodiment of the present of invention, and bitstream buffer controller 100 can be avoided the unnecessary inspection of first-in first-out buffer dummy status, for example applies to H.264/AVC decoder.
Suppose that external memory storage 102 provides a bit stream; Memory interface 103 connects the external memory storage 102 with BSB FIFO104; Management of process device 105 control BSB FIFO 104 load this bit stream; And this bit stream not to be basic bit streamed is exactly that the basic bit of packetized is streamed, wherein this bit stream is to load from external memory storage 102 via memory interface 103.In addition, external memory storage 102 is preferably double data rate (DDR) Synchronous Dynamic Random Access Memory (DDR SDRAM; And external memory storage 102 is by double data rate (DDR) Synchronous Dynamic Random Access Memory controller (DDR controller) (not shown) of controlling Double Data RateSynchronous Dynamic Random Access Memory).In one embodiment; BSB FIFO 104 can produce first index; The different conditions of the signable five kinds of BSB FIFO 104 of this first index; Just empty, empty, half-full, full and full state or the like almost almost, in an alternate embodiment, the signable BSB FIFO 104 of this first index much more more or the state of less kind.
The elementary bit stream parser 107 of packetized is used for: if be stored in the bit stream of BSB FIFO 104 is that the basic bit of packetized is streamed, and then the elementary bit stream parser 107 of this packetized this bit stream from be stored in this BSB FIFO 104 is obtained the streamed Payload of a basic bit; In alternate embodiment; If it is streamed to be stored in the bit stream of BSB FIFO 104 and to be the basic bit of packetized; The bit stream that the elementary bit stream parser 107 of packetized also can be walked around this input is to next stage, just the parser 108 of NALU2RBSP.In the present embodiment, the elementary bit stream parser 107 of packetized also can be obtained demonstration time label (PTS in the streamed bit stream of the basic bit of packetized; Presentation Time Stamp) information is to be used for video decoding process subsequently.
After the elementary bit stream parser 107 of packetized; The emulation that the parser 108 of NALU2RBSP is used to remove the streamed Payload of basic bit prevents 3 bytes (emulation prevention threebyte) (0*00_00_03); Wherein to prevent 3 bytes be to be obtained by 107 of the elementary bit stream parsers of packetized in the emulation of the streamed Payload of this basic bit; Also or the emulation that is used to remove the streamed bit stream of basic bit that is stored in BSB FIFO 104 of the parser 108 of NALU2RBSP prevent 3 bytes, to obtain the raw byte sequence load.
RBSP FIFO 109 is used to load the raw byte sequence load of being obtained by the parser 108 of NALU2RBSP; In the present embodiment; RBSP FIFO 109 can produce second index, the different conditions of the signable five kinds of RBSP FIFO 109 of this second index, just empty, empty, half-full, full and full state or the like almost almost; In alternate embodiment, the state of the more or less kind of the signable RBSP FIFO 109 of this first index.
In addition, bit stream manager 112 is used for according to grammars Video Decoder 101 being cancelled the raw byte sequence load that conversion are stored in RBSP FIFO 109.
In the example of [sky] interrupt signal; Whether the state index that interrupt control unit 110 is used to detect BSB FIFO 104 and RBSP FIFO 109 reaches preset empty configuration (empty configuration); As example herewith, this preset empty configuration can design first index as almost empty BSB FIFO 1045, and second index of empty RBSP FIFO 109 almost; Have only when the state index that interrupts controller 110 reception BSBFIFO 104 and RBSP FIFO 109; And when confirm satisfying preset empty configuration, Video Decoder 101 can switch to checking mode, is stored in the raw byte sequence load among the RBSP FIFO 109 with loading.In another alternate embodiment about [expiring] interrupt signal; Whether the state index that interrupt control unit 110 is used to detect BSB FIFO 104 and RBSP FIFO 109 reaches preset full configuration (full configuration); As it is herewith routine; Should preset full configuration can design first index as almost full BSBFIFO 1045; And second index of almost full RBSP FIFO 109, have only when interrupting controller 110 to receive the state index of BSB FIFO 104 and RBSP FIFO 109, and when confirming to satisfy preset full configuration; Video Decoder 101 can switch to not checking mode, is stored in the raw byte sequence load among the RBSP FIFO 109 with loading.In addition, those skilled in the art all can understand under any this invention: in order to produce interrupt signal and to make BSB FIFO 104 and RBSPFIFO 109 can reach preferable utilance, but preset interruption configuration individual design.
Through Switch Video decoder 101 rightly to checking mode not; Be stored in the raw byte sequence load among the RBSPFIFO 109 with loading; Therefore reduce the frequency of inquiry first in first out state; And have the help of interrupt control unit 101 and the utilance of BSB FIFO 104 and RBSP FIFO 109, so the usefulness of Video Decoder 101 can improve significantly.
Fig. 2 shows the control signal of the bitstream buffer controller 100 that is used for Fig. 1 and the calcspar of data streaming detail; In addition; For example, the management of process device 105 of Fig. 1 can be bitstream buffer controller 201 and multiplexer 202, and its detailed features discloses as follows.
Except the elementary bit stream/basic bit that stores packetized streamed bit stream and raw byte sequence load; BSB FIFO 104 here and RBSP FIFO 109 are used for indicating bit stream according to different purposes, and (for example: empty, empty, half-full, full or state completely almost almost) to point out its full state produce its state index that has separately.The state index of BSB FIFO 104 and RBSP FIFO 109 can be transmitted and received by interrupt control unit 110; And be used to produce interrupt signal based on preset interruption configuration; For example one [sky] interrupt signal or one [expiring] interrupt signal; Wherein should preset interruption configuration can be preset empty configuration or preset full configuration, make that Video Decoder 101 can be at checking mode or do not switch in the checking mode, be stored in the raw byte sequence load among the RBSP FIFO 109 with loading.In a similar embodiment; Those skilled in the art all can understand under any this invention: in order to produce interrupt signal and to make BSB FIFO 104 and RBSP FIFO 109 can reach preferable utilance, but preset interruption configuration individual design.
Through Switch Video decoder 101 rightly to checking mode not; Be stored in the raw byte sequence load among the RBSPFIFO 109 with loading; Therefore reduce the frequency of inquiry first in first out state; And have the help of interrupt control unit 101 and the utilance of BSB FIFO 104 and RBSP FIFO 109, so the usefulness of Video Decoder 101 can improve significantly.
Fig. 3 is the flow chart of the operation of displayed map 1 bitstream buffer controller 100.
About step 301; Bitstream buffer controller 100 is in initial condition, and incoming bit stream is stored among the BSB FIFO 104 herein, and the raw byte sequence load of taking from incoming bit stream then is stored among the RBSP FIFO 109; Video Decoder 101 then is in checking mode, to load the raw byte sequence load that is stored among the RBSPFIFO 109; That is to say that when Video Decoder 101 was stored in the raw byte sequence load among the RBSP FIFO 109 in loading, Video Decoder 101 is the full state index of inspection RBSP FIFO 109 at every turn; For example, bit stream can load through memory interface.In addition; Incoming bit stream is loaded on the process of BSB FIFO 104 and can be ended or requirement according to the full state of BSB FIFO 104, and the raw byte sequence that is removed load is loaded on the process of RBSPFIFO 109 and can also be ended or requirement according to the full state of RBSP FIFO 109.In addition; If incoming bit stream is that the basic bit of packetized is streamed; The incoming bit stream that is stored in BSB FIFO 104 can be by analysis to obtain the streamed Payload of basic bit, and streamed bit stream of the basic bit that is transfused to or the streamed Payload of basic bit that is removed can be by analysis to obtain the raw byte sequence load that stores usefulness among the RBSPFIFO 109.
About step 302, the interrupt control unit 110 of bitstream buffer controller 100 detects the full state of BSB FIFO104 and RBSP FIFO 109.
About step 303, whether the full state that interrupt control unit 110 detects BSB FIFO 104 and RBSP FIFO 109 satisfies preset interruption configuration, and for example preset [sky] interrupts configuration or preset [expiring] interruption configuration.
Then, Video Decoder 101 is not switching between checking mode and the checking mode, is stored in the raw byte sequence load of RBSP FIFO 109 with loading, so reduces the frequency of inquiry first in first out state.For example; At step 304 place; Satisfy should presetly interrupt configuration the time when interrupting full state that controller 110 detects BSB FIFO 104 and BSP FIFO109, Video Decoder 101 is loading the raw byte sequence load that is stored among the RBSP FIFO 109 in the checking mode; On the contrary; At step 305 place; Do not satisfy should presetly interrupt configuration the time when interrupting full state that controller 110 detects BSB FIFO 104 and BSP FIFO 109, Video Decoder 101 loads the raw byte sequence that is stored among the RBSP FIFO 109 and loads in checking mode.The aforementioned configuration of should preset interrupting can be that one preset [sky] interrupts configuration, one preset [expire] and interrupt configuration, perhaps by individual design producing interrupt signal, and then make BSB FIFO 104 and RBSP FIFO 109 can reach preferable utilance.
Get back to step 302 and step 303 subsequently; The interrupt control unit 110 of this place's bitstream buffer controller 100 detects the full state of BSB FIFO 104 and RBSP FIFO 109 once more, and whether the state index that detects BSBFIFO 104 and RBSP FIFO 109 satisfies and should presetly interrupt configuration.
Do not switching rightly between checking mode and the checking mode through Video Decoder 101; Be stored in the raw byte sequence load among the RBSP FIFO 109 with loading; Therefore reduce the frequency of inquiry first in first out state; And have the help of interrupt control unit 101 and the utilance of BSB FIFO 104 and RBSP FIFO 109, so the usefulness of Video Decoder 101 can improve significantly.
At last; Those skilled in the art all understand under this invention, and more than narration and embodiment are merely the preferred embodiment and the implementation detail of the present invention's demonstration and exposure, are not intended to limit scope of the present invention; Those skilled in the art should know and do not breaking away from the spirit and scope of the present invention under any this invention; Can do a little change and retouching, therefore, protection scope of the present invention is when accurate with the position of defining in the accompanying claims.
Claims (14)
1. bitstream buffer controller that is used for Video Decoder, it comprises:
First first-in first-out buffer is in order to store incoming bit stream;
Second first-in first-out buffer, in order to store Payload, wherein this Payload is taken from this incoming bit stream; And
Interrupt control unit; Second state index in order to first state index of following the trail of this first first-in first-out buffer and this second first-in first-out buffer; And, first and second state indexs according to this first first-in first-out buffer and this second first-in first-out buffer produce interrupt signal when pre-conditioned when satisfying; Make this Video Decoder to from the Payload of second first-in first-out buffer with a kind of loading the in first operator scheme and second operator scheme; Wherein, When this Video Decoder loaded with first operator scheme the pay(useful) load from second first-in first-out buffer, this this second state index of Video Decoder inspection was when this Video Decoder loads with second operator scheme the pay(useful) load from second first-in first-out buffer; This Video Decoder is not checked this second state index, and this this interrupt signal of Video Decoder response is switched between first operator scheme and second operator scheme.
2. bitstream buffer controller as claimed in claim 1; Wherein this Video Decoder is decoder H.264/AVC; This first first-in first-out buffer is the bit stream first-in first-out buffer, and this second first-in first-out buffer is a raw byte sequence load first-in first-out buffer.
3. bitstream buffer controller as claimed in claim 2; Also comprise: the elementary bit stream parser of packetized; If this incoming bit stream is that the basic bit of packetized is streamed, then the elementary bit stream parser of this packetized this incoming bit stream from be stored in this bit stream first-in first-out buffer is obtained the streamed Payload of basic bit; And the parser of network abstract layer unit to raw byte sequence load; If this incoming bit stream is that the basic bit of packetized is streamed; Then the parser of this network abstract layer unit to raw byte sequence load is obtained the raw byte sequence load from the streamed Payload of basic bit of the elementary bit stream parser output of packetized; If this incoming bit stream is that basic bit is streamed, then the basic bit streamed bit stream of parser from be stored in this bit stream first-in first-out buffer of this network abstract layer unit to raw byte sequence load obtained the raw byte sequence load.
4. bitstream buffer controller as claimed in claim 2 also comprises the management of process device, in order to control the process that this incoming bit stream loads this bit stream first-in first-out buffer and this raw byte sequence load first-in first-out buffer.
5. bitstream buffer controller as claimed in claim 4; Wherein this management of process device comprises bitstream buffer controller and multiplexer; This bitstream buffer controller can be according to first state index of this bit stream first-in first-out buffer and in order to ending and to require this incoming bit stream to load this bit stream first-in first-out buffer, and this multiplexer is according to second state index of this raw byte sequence load first-in first-out buffer and in order to end and to require the raw byte sequence load to load this raw byte sequence load first-in first-out buffer.
6. bitstream buffer controller as claimed in claim 2 also comprises memory interface, and it connects this incoming bit stream of the storage of this bit stream first-in first-out buffer.
7. bitstream buffer controller as claimed in claim 2 also comprises the bit stream manager, in order to cancel conversion raw byte sequence load according to grammars.
8. bitstream buffer controller as claimed in claim 2; Wherein when first state index of this bit stream first-in first-out buffer was preset the interruption configuration with second state index of this raw byte sequence load first-in first-out buffer is satisfied, this interrupt control unit made this Video Decoder switch to first operator scheme in order to produce interrupt signal.
9. bit stream buffer control method that is used for Video Decoder, it comprises:
Receive and store the incoming bit stream of first first-in first-out buffer;
Obtain Payload and be stored in second first-in first-out buffer, this Payload is taken from this incoming bit stream in first first-in first-out buffer; And
When second state index of first state index of this first first-in first-out buffer and second first-in first-out buffer satisfies when pre-conditioned; Produce interrupt signal; Make this Video Decoder switch to second mode of operation from first mode of operation; Wherein when this Video Decoder loads with first operator scheme the pay(useful) load from second first-in first-out buffer; This this second state index of Video Decoder inspection, when this Video Decoder loaded with second operator scheme the pay(useful) load from second first-in first-out buffer, this Video Decoder was not checked this second state index.
10. bit stream buffer control method as claimed in claim 9; Wherein this Video Decoder is decoder H.264/AVC; This first first-in first-out buffer is the bit stream first-in first-out buffer, and this second first-in first-out buffer is a raw byte sequence load first-in first-out buffer.
11. bit stream buffer control method as claimed in claim 10; Also comprise: streamed if this incoming bit stream is the basic bit of packetized, then this incoming bit stream from be stored in this bit stream first-in first-out buffer is obtained the streamed Payload of basic bit; And obtain the raw byte sequence load from the streamed bit stream of basic bit of the streamed Payload of this basic bit obtained or input.
12. bit stream buffer control method as claimed in claim 10 also comprises: end and require this this bit stream first-in first-out buffer of incoming bit stream loading according to first state index of this bit stream first-in first-out buffer; And end and require the raw byte sequence load to load raw byte sequence load first-in first-out buffer according to second state index of this raw byte sequence load first-in first-out buffer.
13. bit stream buffer control method as claimed in claim 10 also comprises through memory interface to receive the step of this incoming bit stream.
14. bit stream buffer control method as claimed in claim 10 also comprises the step of exporting the raw byte sequence load of being obtained according to the grammars of this Video Decoder.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 200910142703 CN101902626B (en) | 2009-05-31 | 2009-05-31 | Bitstream buffer controller and control method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 200910142703 CN101902626B (en) | 2009-05-31 | 2009-05-31 | Bitstream buffer controller and control method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101902626A CN101902626A (en) | 2010-12-01 |
CN101902626B true CN101902626B (en) | 2012-11-28 |
Family
ID=43227778
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN 200910142703 Expired - Fee Related CN101902626B (en) | 2009-05-31 | 2009-05-31 | Bitstream buffer controller and control method thereof |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN101902626B (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104683826A (en) * | 2013-11-29 | 2015-06-03 | 青岛永通电梯工程有限公司 | Wireless downloading acceleration method |
CN104717263A (en) * | 2013-12-17 | 2015-06-17 | 青岛龙泰天翔通信科技有限公司 | Wireless cloud downloading accelerator |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5619341A (en) * | 1995-02-23 | 1997-04-08 | Motorola, Inc. | Method and apparatus for preventing overflow and underflow of an encoder buffer in a video compression system |
CN1167298A (en) * | 1996-05-21 | 1997-12-10 | 三星电子株式会社 | Method for data interfacing between microprocessor and memory |
CN1694087A (en) * | 2005-06-15 | 2005-11-09 | 威盛电子股份有限公司 | Device and method for reading data |
CN1921599A (en) * | 2005-08-23 | 2007-02-28 | 乐金电子(昆山)电脑有限公司 | Arithmetic device for digital signal processor and bit flow storage means |
-
2009
- 2009-05-31 CN CN 200910142703 patent/CN101902626B/en not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5619341A (en) * | 1995-02-23 | 1997-04-08 | Motorola, Inc. | Method and apparatus for preventing overflow and underflow of an encoder buffer in a video compression system |
CN1167298A (en) * | 1996-05-21 | 1997-12-10 | 三星电子株式会社 | Method for data interfacing between microprocessor and memory |
CN1694087A (en) * | 2005-06-15 | 2005-11-09 | 威盛电子股份有限公司 | Device and method for reading data |
CN1921599A (en) * | 2005-08-23 | 2007-02-28 | 乐金电子(昆山)电脑有限公司 | Arithmetic device for digital signal processor and bit flow storage means |
Also Published As
Publication number | Publication date |
---|---|
CN101902626A (en) | 2010-12-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9276835B2 (en) | Packet segmentation with different segment sizes for a switch fabric | |
US9026790B2 (en) | Processing packet streams | |
US20020024967A1 (en) | Dynamic configuration of input filtering parameters for an MPEG re-multiplexer | |
JPWO2004066570A1 (en) | Network switch device and network switch method | |
US20110314190A1 (en) | Fifo buffer system | |
US7609768B2 (en) | Video buffer control apparatus for dual video decoding and digital broadcasting receiver thereof | |
WO2005096162A1 (en) | Arbitration method and device | |
CN103369299A (en) | Video monitoring method based on H.264 coding technology | |
US7940799B2 (en) | Code conversion method and device thereof | |
CN110971909A (en) | Low-power-consumption low-delay SOC chip | |
EP2204996A2 (en) | Processing packet streams | |
CN101902626B (en) | Bitstream buffer controller and control method thereof | |
US8681161B2 (en) | Multi-pass system and method supporting multiple streams of video | |
CN102625110A (en) | Caching system and caching method for video data | |
CN100388776C (en) | Digital video storage system and related method of storing digital video data | |
JP2008108100A (en) | Voice data processor | |
AU719855B2 (en) | Decoding system for motion picture data | |
US8194755B2 (en) | Bit stream buffer controller and its method | |
EP1773043A1 (en) | Method and system for storing data packets | |
US20080109575A1 (en) | Method Of Transferring Data Implying A Network Analyser Card | |
US6097758A (en) | Device for extracting parameters for decoding a video data flow coded according to an MPEG standard | |
EP1414017A2 (en) | Hardware assisted format change mechanism in a display controller | |
US20020101923A1 (en) | Image compression coding apparatus and method | |
TWI423678B (en) | Bit-stream buffer system and its control method | |
JP2007165962A (en) | Stream data processing device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20121128 Termination date: 20190531 |