WO2023155480A1

WO2023155480A1 - Integrated circuit and test method for integrated circuit

Info

Publication number: WO2023155480A1
Application number: PCT/CN2022/128643
Authority: WO
Inventors: 崔昌明; 张志方; 黄俊林
Original assignee: 华为技术有限公司
Priority date: 2022-02-15
Filing date: 2022-10-31
Publication date: 2023-08-24
Also published as: CN116643140A

Abstract

An integrated circuit and a test method for an integrated circuit, which relate to the technical field of semiconductors. An integrated circuit needs to be tested after the integrated circuit is powered on, and at said time, when a processor in the integrated circuit is not running normally, one or a plurality of test options in a test configuration sequence obtained from a read-only memory (401) may be modified according to the actual test requirements. The integrated circuit comprises the read-only memory (401), an output circuit (403), and at least one programmable memory (402). The read-only memory (401) stores a first test configuration sequence, and the first test configuration sequence comprises test values of the plurality of test options. The at least one programmable memory (402) stores a programming value of a target test option among the plurality of test options. The output circuit (403) is configured to read the first test configuration sequence after being powered on (901). The output circuit (403) is further configured to read the programming value of the target test option (902). The output circuit (403) is further configured to generate a second test configuration sequence according to the first test configuration sequence and the programming value of the target test option (903).

Description

Integrated circuits and test methods for integrated circuits

This application claims the priority of a Chinese patent application filed with the State Intellectual Property Office on February 15, 2022, with application number 202210138952.4, and application title "Integrated Circuits and Testing Methods for Integrated Circuits", the entire contents of which are incorporated herein by reference. Applying.

technical field

The present application relates to the technical field of semiconductors, in particular to an integrated circuit and a testing method for the integrated circuit.

Background technique

Built-in self-test (build in self test, BIST) means that the circuit has a self-test function that generates test vectors by itself and checks the test results by itself. Usually, BIST is realized by building test-related functional circuits into the circuit. With the rapid development of the semiconductor industry, BIST is also used in more and more integrated circuits, and the vast majority of integrated circuits use a built-in BIST controller in the integrated circuit to control the module to be tested in the integrated circuit. test.

In the design of integrated circuits, the BIST controller is usually mounted under the test access port (TAP) controller, and the TAP controller receives the test configuration sequence, which includes multiple test options, and the TAP controller The multiple test options are transmitted to the BIST controller, so that the BIST controller controls the module to be tested in the integrated circuit to perform self-test according to the multiple test options. Exemplarily, during the production process of the integrated circuit, the joint test action group (joint test action group, JTAG) pin in the integrated circuit is turned on, and the integrated circuit automatic test machine (automatic test equipment, ATE) can be connected to the JTAG pin , so that the ATE transmits the generated test configuration sequence to the TAP controller through the JTAG pin, and at this time, the ATE can modify one or more test options in the test configuration sequence according to the current test requirement. After the integrated circuit is manufactured, in order to ensure the safety of the integrated circuit, the JTAG pins in the integrated circuit are generally closed. The processor in the integrated circuit can then be used to transmit the test configuration sequence to the TAP controller when the integrated circuit is powered on and operating normally. If the integrated circuit needs to be tested after it is powered on, but the processor in the integrated circuit is not running normally at this time, and the JTAG pins in the integrated circuit are also closed, then only The test configuration sequence preset in the read-only memory (ROM) is transmitted to the TAP controller. However, the test configuration sequence preset in the read-only memory ROM cannot be changed, so that the integrated circuit needs to be tested after power-on, and when the processor in the integrated circuit is not running normally, it cannot be tested according to the actual situation. The test requirement modifies one or more test options in the sequence of test configurations retrieved from the read-only memory ROM.

Contents of the invention

The embodiment of the present application provides an integrated circuit and an integrated circuit testing method, so that the integrated circuit needs to be tested after it is powered on, and when the processor in the integrated circuit is not running normally at this time, it can be tested according to the actual testing requirements Modify one or more test options in a sequence of test configurations retrieved from read-only memory.

In order to achieve the above purpose, the embodiment of the present application adopts the following technical solutions:

In the first aspect, the embodiment of the present application provides an integrated circuit, including: a read-only memory, an output circuit, and at least one programmable memory; the read-only memory is used to store a first test configuration sequence, and the first test configuration sequence includes a plurality of a test value of a test option; at least one programmable memory for storing a programmed value of a target test option of the plurality of test options; an output circuit configured to read a first test configuration sequence after power-up; the output circuit is also configured by configured to read programmed values of the target test options; the output circuit is further configured to generate a second sequence of test configurations based on the first sequence of test configurations and the programmed values of the target test options. In the above integrated circuit, the output circuit reads the first test configuration sequence stored in the read-only memory after power-on, there are multiple test options in the first test configuration sequence, and the output circuit also reads at least one programmable memory The programming value of the target test option stored in , since the target test option is the test option that needs to be modified in the first test configuration sequence, after the output circuit obtains the programming value of the first test configuration sequence and the target test sequence, the output circuit can be based on The first test configuration sequence and the programming value of the target test option generate the second test configuration sequence, then when the output circuit sends the second test configuration sequence to the test equipment, the test equipment can perform the test on the module to be tested according to the second test configuration sequence Test, so that the integrated circuit needs to be tested after power-on, and at this time, when the processor in the integrated circuit is not running normally, one of the test configuration sequences obtained from the read-only memory can be modified according to the actual test requirements or multiple test options.

Optionally, at least one programmable memory includes a first storage area and a second storage area, the first storage area is used to store the position of the target test option in the read-only memory, and the second storage area is used to store the programming of the target test option value; the output circuit is also configured to read the location of the target test option in the read-only memory; the output circuit is specifically configured to be based on the first test configuration sequence, the location of the target test option in the read-only memory, and the target test option The programmed value of generates the second test configuration sequence. In this optional solution, at least one programmable memory includes two storage areas, the first storage area in the two storage areas stores the position of the target test option in the read-only memory, and the second storage area is used to store the target test option The programming value of the target test option, then after the integrated circuit is powered on, the output circuit can read the position of the target test option in the read-only memory from the first storage area, and can also read the programming value of the target test option from the second storage area , since the target test option is the test option that needs to be modified in the first test configuration sequence, the output circuit can specify which test options in the first test configuration sequence need to be modified according to the position of the target test option in the read-only memory, and output The circuit generates a second sequence of test configurations based on the first sequence of test configurations, the location of the target test option in the read-only memory, and the programmed value of the target test option.

Optionally, the output circuit includes a flipper and a selector; the flipper is specifically configured to generate an enable signal according to the position of the target test option in the read-only memory and other positions; wherein the enable signal is in the read-only memory of the target test option The location in the memory is in the first state, the enable signal is in the second state at other locations, and the other locations include the locations in the read-only memory of test options other than the target test option in the first configuration sequence; the selector, Used to obtain the programming value of the target test option in the second storage area when the enable signal is in the first state, and obtain the test values of other test options when the enable signal is in the second state, according to the programming value of the target test option and The test values of the other test options generate a second sequence of test configurations. In this optional mode, the flipper generates an enable signal according to the position of the target test option in the programmable memory in the read-only memory, and the first state in the enable signal represents the position of the target test option in the read-only memory, The second state of the enable signal indicates the positions of other test options in the read-only memory except the target test option among the plurality of test options, so that the selector can accurately obtain the programming of the target test option according to the different states of the enable signal value and test values of other test options except the target test option, thereby generating a second test configuration sequence.

Optionally, the at least one programmable memory includes a first programmable memory and a second programmable memory; the first programmable memory provides a first storage area, and the second programmable memory provides a second storage area. In this optional mode, the programming value of the target test option and the position of the target test option in the read-only memory can be stored in different programmable memories to expand the storage space, so that the integrated circuit can test more targets. Test options are modified.

Optionally, the multiple test options include: a list of modules to be tested, a test intensity parameter, and a test configuration.

Optionally, the target test option includes one or more of the following: a list of modules to be tested, a test intensity parameter, and a test configuration.

In a second aspect, a method for testing an integrated circuit is provided. The integrated circuit includes: a read-only memory, an output circuit, and at least one programmable memory; the read-only memory is used to store a first test configuration sequence, and the first test configuration sequence includes multiple The test value of a test option; at least one programmable memory is used to store the programming value of the target test option in the plurality of test options; the test method of the integrated circuit includes: reading the first test configuration sequence after power-on; reading the target Programmed values of test options; generating a second sequence of test configurations based on the first sequence of test configurations and the programmed values of target test options.

Optionally, at least one programmable memory includes a first storage area and a second storage area, the first storage area is used to store the position of the target test option in the read-only memory, and the second storage area is used to store the programming of the target test option value; the test method of the integrated circuit also includes: reading the position of the target test option in the read-only memory; then generating the second test configuration sequence according to the programming value of the first test configuration sequence and the target test option specifically includes: according to the first test The configuration sequence, the location of the target test option in the read-only memory, and the programmed value of the target test option generate a second test configuration sequence.

Optionally, the second test configuration sequence is generated according to the first test configuration sequence, the position of the target test option in the read-only memory, and the programming value of the target test option, specifically including: according to the position of the target test option in the read-only memory and Generate enable signals at other locations; wherein the enable signals are in a first state at locations in the read-only memory of the target test option, and the enable signals are in a second state at other locations, including those in the first configuration sequence except for the target The location of other test options other than the test option in the read-only memory; when the enable signal is in the first state, obtain the programming value of the target test option in the second storage area, and obtain other test options when the enable signal is in the second state Test values for options; generating a second sequence of test configurations based on the programmed values of the target test options and the test values of the other test options.

In a third aspect, an electronic device is provided, including a printed circuit board and the integrated circuit according to any one of the above-mentioned first aspect disposed on the printed circuit board.

In a fourth aspect, there is provided a computer-readable storage medium, including computer instructions. When the computer instructions are run on an electronic device, the electronic device is made to execute the method described in any one of the above-mentioned second aspects.

In a fifth aspect, a computer program product is provided. When the computer program product is run on an electronic device, the electronic device is made to execute the method described in any one of the above-mentioned second aspects.

Wherein, the technical effect brought about by any possible implementation manner of the second aspect to the fifth aspect may refer to the technical effect brought about by any one of the different implementation manners of the above-mentioned first aspect, which will not be repeated here.

Description of drawings

FIG. 1 is a schematic structural diagram of an integrated circuit provided in Embodiment 1 of the present application;

FIG. 2 is a schematic structural diagram of an integrated circuit provided in Embodiment 2 of the present application;

FIG. 3 is a schematic structural diagram of the BIST provided in Embodiment 2 of the present application;

FIG. 4 is a schematic structural diagram of an integrated circuit provided in Embodiment 3 of the present application;

FIG. 5 is another schematic structural diagram of the integrated circuit provided in Embodiment 3 of the present application;

FIG. 6 is another structural schematic diagram of the integrated circuit provided in Embodiment 3 of the present application;

FIG. 7 is a schematic structural diagram of an integrated circuit provided in Embodiment 4 of the present application;

FIG. 8 is a schematic structural diagram of an integrated circuit provided in Embodiment 5 of the present application;

FIG. 9 is a schematic flowchart of a testing method for an integrated circuit provided in Embodiment 6 of the present application.

Detailed ways

The following will describe the technical solutions in the embodiments of the application with reference to the drawings in the embodiments of the application. Apparently, the described embodiments are only some of the embodiments of the application, not all of them.

Unless otherwise defined, all technical and scientific terms used herein have the same meanings as commonly understood by one of ordinary skill in the art. In this application, "at least one (layer)" means one (layer) or multiple (layers), and "multiple (layers)" means two (layers) or more than two (layers). "And/or" describes the association relationship of associated objects, indicating that there may be three types of relationships, for example, A and/or B, which can mean: A exists alone, A and B exist at the same time, and B exists alone, where A, B can be singular or plural. The character "/" generally indicates that the contextual objects are an "or" relationship. "At least one of the following" or similar expressions refer to any combination of these items, including any combination of single or plural items. For example, at least one (unit) of a, b or c can represent: a, b, c, a and b, a and c, b and c or a, b and c, wherein a, b and c can be It can be single or multiple. In addition, in the embodiments of the present application, words such as "first" and "second" do not limit the quantity and order.

In addition, in this application, directional terms such as "upper" and "lower" are defined relative to the schematic placement of components in the drawings. It should be understood that these directional terms are relative concepts, and they are used for relative For descriptions and clarifications, it may vary accordingly according to changes in the orientation of parts placed in the drawings.

It should be noted that, in this application, words such as "exemplary" or "for example" are used as examples, illustrations or illustrations. Any embodiment or design described herein as "exemplary" or "for example" is not to be construed as preferred or advantageous over other embodiments or designs. Rather, the use of words such as "exemplary" or "such as" is intended to present related concepts in a concrete manner.

The technical term in the embodiment of the application is explained as follows below:

The joint test action group (JTAG) is an international standard test protocol (compatible with the IEEE 1149.1 standard), which is mainly used for internal testing of integrated circuits. Its basic working principle is: define a test access port (Test Access Port, TAP) controller inside the integrated circuit, transmit the test configuration sequence conforming to the IEEE1149.1 standard to the TAP controller through the JTAG debugger, and the TAP controller according to the test The configuration sequence can realize the access to the registers inside the integrated circuit, such as writing data to or reading the data in the registers inside the integrated circuit, and the JTAG debugger can also write to the registers inside the integrated circuit The data of the integrated circuit and/or the read data of the internal memory of the integrated circuit are used to test and debug the functions of the integrated circuit.

With reference to shown in Figure 1, the embodiment of the present application provides the structural representation of integrated circuit 100, and this integrated circuit 100 comprises processor 101, read-only memory (read-only memory, ROM) 102, test equipment 103 and module 104 to be tested . Wherein, the processor 101 is configured to generate a test configuration sequence, the test configuration sequence is stored in the read-only memory 102, and the above-mentioned test configuration sequence includes a plurality of test options. When the module to be tested in the integrated circuit 100 needs to perform a self-test, the test device 103 can receive the test configuration sequence in the processor 101 or receive the test configuration sequence stored in the read-only memory 102, so that the test device 103 treats it according to the test configuration sequence Test module 104 for testing.

With reference to shown in Fig. 2, Fig. 2 provides the schematic structural diagram of the principle of integrated circuit 200, and in this integrated circuit 200, comprise JTAG pin 201, processor 202, read-only memory (read-only memory, ROM) 203, selector 204, TAP controller 205 and BIST controller 206, wherein, JTAG pin 201, processor 202 and ROM 203 are all connected to selector 204, and selector 204 is also connected to TAP controller 205, and TAP controller 205 is connected to the BIST controller 206 . Wherein, the BIST controller 206 includes a BIST controller 206a, a BIST controller 206b, and a BIST controller 206c, and each BIST controller includes a logic built in self test (logic built in self test, LBIST) 2061 and/or memory built-in Self-test (memory build in self test, MBIST) 2062. The JTAG pin 201 includes a test data input (test data input, TDI) pin, a test mode selection (test mode selection input, TMS) pin, a test clock input (test clock input, TCK) pin and a test data output (test data output, TDO) pins, these four pins are mandatory pins stipulated in the IEEE1149.1 standard. Wherein, the JTAG pin 201 can also transmit the test configuration sequence.

Exemplarily, the selector 204 and the TAP controller 205 constitute the testing device 103 , and each MBIST or LBIST in the BIST controller 206 constitutes the module under test 104 .

Exemplarily, there may be more or fewer BIST controllers in the integrated circuit shown in FIG. Other functional circuits may be included, and the embodiment of the present application does not limit the number of BIST controllers 206 and the functional circuits included in the BIST controller.

When the integrated circuit 100 is in different states, the selector 204 can select any one of the JTAG pin 201 , the processor 202 or the ROM 203 to transmit the test configuration sequence conforming to the IEEE 1149.1 standard to the TAP controller 205 .

Specifically, in the final step of integrated circuit manufacturing, an integrated circuit automatic tester (automatic test equipment, ATE) is generally connected to the JTAG pin 201. At this time, the selector 204 selects the JTAG pin 201 to transmit the information generated by ATE that complies with IEEE The 1149.1 standard test configuration sequence is sent to the TAP controller, the test configuration sequence includes multiple test options, and the TAP controller transmits the multiple test options to the BIST controller, so that the BIST controller performs self-test according to the multiple test options.

Exemplarily, the above test configuration sequence also includes the TDI control signal transmitted by the ATE to the TDI pin, the TMS control signal transmitted by the ATE to the TMS pin, and the TCK control signal transmitted by the ATE to the TCK pin. The control signal, the TMS control signal and the TCK control signal are transmitted to the TAP controller 205 so that the TAP control sequence realizes the access to the internal registers of the integrated circuit. Among them, the TAP controller connects a selected register between the TDI pin and the TDO pin, and then is driven by the TCK control signal, and transmits the TDI control signal through the TDI pin. The TDI control signal includes the register that needs to be written to the selected The data in one of the registers is used to write the data that needs to be written into the selected register to the selected register, or to read the data in the selected register through the TDO pin .

Specifically, the registers inside the integrated circuit include an instruction register (instruction register, IR) and a data register (data register, DR), and the TMS control signal transmitted by the ATE is kept at a high level and the transmission of the TCK control signal includes at least 5 strobe pulses (A strobe pulse is that the TCK control signal first changes to a high level and then changes to a low level). After that, the TAP controller 205 is in the test logic reset state (test logic reset), and then the TAP controller 205 drives according to the rising edge of the TCK control signal. State transfer, select the state of the next conversion according to the TMS control signal, you can enter the running test idle state (Run-Test-Idle), select the data register scan state (Select-DR-Scan), capture the data register state (Capture-DR ), Shift Data Register Status (Shift-DR), Exit Data Register Status 1 (Exit1-DR), Pause Data Register Status (Pause-DR), Exit Data Register Status 2 (Exit2-DR), Update Data Register Status ( Update-DR), select instruction register scan status (Select-IR-Scan), capture instruction register status (Capture-IR), shift instruction register status (Shift-IR), exit instruction register status 1 (Exit1-IR), Any one of Exit Instruction Register State 1 (Exit1-IR), Exit Instruction Register State 2 (Exit2-IR), and Update Instruction Register State (Update-IR). And when switching between the above 16 states, the TAP controller can select the instruction register, write data to the instruction register, read the data in the instruction register, select the data register, and write data to the data register. Write data, read data in the data register and other different functions. It should be noted that, for specific functions that can be realized by switching among the 16 states of the TAP controller, reference may be made to the function description of the existing TAP controller, which will not be repeated here.

Exemplarily, when the JTAG pin 201 includes a test reset (test reset input, TRST) pin, the ATE transmits the test configuration sequence conforming to the IEEE 1149.1 standard through the JTAG pin 201 and also includes the TRST transmitted to the TRST pin. control signal, and the TAP controller 205 is in a test logic reset state when the TRST control signal is at a high level.

In addition, in the integrated circuit, the data registers also include some user-defined data registers (user defined data registers), and the TAP controller 205 can access the user-defined data registers by switching between the above 16 states. Exemplary, with reference to shown in Figure 2, selector 204 selects the test configuration sequence that conforms to IEEE 1149.1 standard that JTAG pin 201 transmission ATE generates to TAP controller, and this test configuration sequence also includes a plurality of test options, TAP controller 205 The access to the user-defined registers inside the integrated circuit is realized through the switching of the above 16 states. Wherein, the TAP controller transmits a plurality of test options through the TDI pin, writes the plurality of test options into different user-defined registers, and then, the TAP controller 205 controls the user-defined data registers to realize user-defined The test options written in the definition register are transmitted to the BIST controller 206, so that the BIST controller performs self-test according to a plurality of test options.

Referring to the schematic structural diagram of BIST shown in FIG. 3, whether it is logic built in self test (logic built in self test, LBIST) 2061 or memory built in self test (memory build in self test, MBIST) 2062, wherein both It includes a test vector generation module 301 , a circuit under test 302 and an output response analysis module 303 , and the test vector generation module 301 is connected to the circuit under test 302 , and the circuit under test 302 is connected to the output response analysis module 303 . Wherein, the test vector generation module 301 includes a linear feedback shift register (linear feedback shift register, LFSR), the test vector generation module 301 can generate test vectors according to the test options, and transmit the generated test vectors to the circuit under test 302. Exemplarily, in LBIST2061, the test vector may be a signal controlling a logic function circuit module in an integrated circuit; in MBIST2062, the test vector may be stored information stored in a memory of the integrated circuit. The circuit under test 302 generates an output value according to the test vector. Exemplarily, in LBIST2061, the circuit under test 302 can be any logic function circuit module in an integrated circuit; in MBIST2062, the circuit under test 302 can specifically be an integrated circuit any of the memory. The output response analysis module 303 includes a multi-input signature register (multiple-input signature register, MISR), and the multi-input signature register MISR obtains an output value from the circuit under test 302, and generates a compressed output vector, which is called a feature , and the output response analysis module 303 compares this characteristic with a known characteristic obtained from a module under test without failure, determines the correctness of the circuit under test 302 according to the comparison result, and generates a test result.

Exemplarily, in the integrated circuit 200, the test result generated by the output response analysis module 303 is transmitted to the BIST controller 206, and the BIST controller 206 is also connected to the user-defined register in the integrated circuit, then the ATE can control the TAP controller 205 so that the user-defined register connected to the BIST controller 206 acquires the test result generated by the output response analysis module 303 in the BIST controller 206, and transmits the test result to the ATE through the TDO pin.

Usually, the multiple test options in the test configuration sequence transmitted by the ATE to the TAP controller 205 include a list of modules to be tested, a test intensity, and a test configuration. Moreover, the ATE can modify one or more test options in the test configuration sequence according to actual test requirements, so as to make the self-test of the BIST controller 206 more flexible.

The above has explained the last step in integrated circuit manufacturing, the ATE is connected to the JTAG pin 201, and the selector 204 selects the JTAG pin 201 to transmit the test configuration sequence generated by the ATE and conforming to the IEEE 1149.1 standard to the TAP controller. The test configuration sequence Including multiple test options, the BIST controller performs self-test according to multiple test options. It should be noted that after the integrated circuit is manufactured, the JTAG pin 201 in the integrated circuit will be closed, the purpose of which is to prevent the integrated circuit from being maliciously damaged during the application process.

Referring to Fig. 2, if the integrated circuit 200 is powered on and operates normally, the selector 204 can select the test configuration sequence generated by the processor 202 and transmit the IEEE 1149.1 standard to the TAP controller 205, the test configuration sequence Including multiple test options, the BIST controller performs self-test according to multiple test options. Moreover, the processor 202 may modify one or more test options in the test configuration sequence according to actual test requirements, so as to make the self-test of the BIST controller 206 more flexible.

Exemplary, the above-mentioned processor 202 may be a central processing unit (central processing unit, CPU), a general-purpose processor, a network processor (network processor, NP), a digital signal processor (digital signal processing, DSP), a microprocessor , microcontroller, programmable logic device (programmable logic device, PLD), or any combination of them. The processor 202 may also be any other device with processing functions, such as a circuit, device or software module, and the embodiment of the present application does not specifically limit the specific form of the processor.

Referring to FIG. 2, if the integrated circuit 200 needs to be tested after being powered on, but the processor 202 in the integrated circuit 200 is not running normally, and the JTAG pin 201 in the integrated circuit 200 is also closed, Then, the selector 204 can select the read-only memory 203 to transmit the test configuration sequence conforming to the IEEE 1149.1 standard to the TAP controller 205, the test configuration sequence includes a plurality of test options, and the BIST controller performs self-test according to the plurality of test options, usually, When the integrated circuit production is completed, the test configuration sequence in accordance with the IEEE 1149.1 standard will be preset in the read-only memory 203, and the storage locations of multiple test options in the preset test configuration sequence in the read-only memory 203 will also be stored. and test values are shown in detail in the manufacturing specification of the integrated circuit. However, the test configuration sequence preset in the read-only memory 203 cannot be changed, so that the integrated circuit needs to be tested after being powered on. The test requirement modifies one or more test options in the sequence of test configurations retrieved from the read-only memory ROM.

Among them, the self-test performed when the integrated circuit is first powered on is also called power-on built-in self-test (power-on BIST).

In order to solve the problem that the integrated circuit needs to be tested after power-on, and the processor in the integrated circuit is not running normally at this time, one or more of the test configuration sequences obtained from the read-only memory ROM cannot be modified according to the actual test requirements For the problem of test options, the embodiment of the present application provides an integrated circuit, as shown in FIG. Store the first test configuration sequence, the first test configuration sequence includes the test value of a plurality of test options; the programmable memory 402 is used to store the programming value of the target test option; the output circuit 403 is configured to read the first test configuration sequence; the output circuit 403 is further configured to read the programmed value of the target test option; the output circuit 403 is further configured to generate a second test configuration sequence according to the first test configuration sequence and the programmed value of the target test option.

Exemplarily, the first test configuration sequence stored in the read-only memory 401 is a test configuration sequence that is preset in the read-only memory 401 and conforms to the IEEE 1149.1 standard when the integrated circuit 400 is produced and manufactured, and the production of the integrated circuit 400 The description will show in detail the storage locations and test values of multiple test options in the test configuration sequence preset in the ROM 401 . Wherein, the multiple test options include: a list of modules to be tested, test intensity and test configuration, the list of modules to be tested is used to indicate which modules to be tested need to be tested, and the test intensity includes: test coverage, test vector number and test time etc., wherein, the test coverage rate indicates the percentage of the module to be tested that can be tested, for example, the test target coverage is 100%, which means that all the modules to be tested are tested, the number of test vectors indicates the test data, and the test time indicates how long it takes to complete the test; The test configuration includes: linear feedback shift register LFSR seed, open clock domain, multi-input feature register MISR comparison value, and test algorithm, etc., where the linear feedback shift register LFSR seed represents the initial value of the linear feedback shift register, and the clock domain is opened Indicates that the test is started when the clock signal is on the rising or falling edge. The comparison value of the multi-input characteristic register MISR represents the characteristic value obtained in the module under test without failure. The test algorithm includes March algorithm and Checkerboard algorithm. Wherein, the test value is specifically used to limit the content or scope of the corresponding test option. For example, the test option may be a list of modules to be tested, and the test value may be the identification of LBIST or MBIST; for another example, the test option may be a test time, and the test value may be a specific time range.

Exemplarily, when factors such as the security level of the integrated circuit 400, power-on time requirements, application scenarios, and test power consumption change, one of the multiple test options stored in the read-only memory 401 can be changed according to different test requirements. The test value of one or more test options. The target test option is the test option that needs to be changed. The target test option includes: the list of modules to be tested, the test intensity and the test configuration. The programmable memory 402 is used to store the programming values of the target test options among the plurality of test options. Among them, the programming value is specifically used to limit the content or scope of the corresponding test option change. For example, the test option is the test time, and the test value is 5 seconds, then the programming value can be 10 seconds, which means that the current test time is changed from 5 seconds to 10 seconds.

It should be noted that there may be one or more target test options, which is not limited in this embodiment of the present application. Wherein, the programmable memory 402 includes one or more of the following memories: programmable read-only memory (programmable read-only memory, PROM), electrically rewritable read-only memory (electrically alterable read only memory, EAROM), erasable programmable Read-only memory (erasable programmable read only memory, EPROM), electrically erasable programmable read-only memory (Electrically erasable programmable read only memory, EEPROM), one time programmable read-only memory (OTPROM) and electronic fuse (electric-fuse, EFUSE).

The output circuit 403 is configured to read the first test configuration sequence after power-on; the output circuit 403 is also configured to read the programming value of the target test option; the output circuit 403 is also configured to read the first test configuration sequence according to the first test configuration sequence; and the programmed values of the target test options generate a second sequence of test configurations.

Exemplarily, when the integrated circuit 400 does not include a test device and a module under test, the output circuit 403 can transmit the second test configuration sequence to the device under test through a standard interface, and then the device under test is tested according to the second test configuration sequence The module is tested.

If the integrated circuit 400 includes a test device 404 and a module to be tested 405 , the output circuit 403 may transmit the second test configuration sequence to the test device 404 , so that the test device 404 tests the module to be tested 405 according to the second test configuration sequence.

In the above-mentioned integrated circuit, the output circuit reads the first test configuration sequence stored in the read-only memory after power-on, the first test configuration sequence includes a plurality of test options, and the output circuit also reads the first test configuration sequence stored in at least one programmable memory The programming value of the stored target test option, since the target test option is the test option that needs to be modified in the first test configuration sequence, after the output circuit obtains the first test configuration sequence and the programming value of the target test option, the output circuit can be used according to the first test configuration sequence. A test configuration sequence and the programming value of the target test option generate a second test configuration sequence, then when the output circuit sends the second test configuration sequence to the test equipment, the test equipment can test the module to be tested according to the second test configuration sequence , so that the integrated circuit needs to be tested after power-on, and at this time, when the processor in the integrated circuit is not running normally, one or Multiple testing options.

Exemplarily, the programmable memory 402 may include a first storage area and a second storage area, the first storage area is used to store the position of the target test option in the read-only memory, and the second storage area is used to store the programming of the target test option value; then the output circuit 403 is also configured to read the position of the target test option in the read-only memory 401; the output circuit 403 is specifically configured as according to the first test configuration sequence, the position of the target test option in the read-only memory 401 The programmed values of the location and target test options generate a second sequence of test configurations.

Among them, when it is necessary to change the test value of one or more test options in the multiple test options stored in the read-only memory 401 according to different test requirements, the target test option can be found according to the content recorded in the production manual of the integrated circuit 400. The position and the test value in the read memory 401, then, store the position of the target test option in the read-only memory 401 in the first storage area of the programmable memory 402, store the target test in the second storage area of the programmable memory 402 The programmatic value of the option.

Exemplarily, when the number of target test options is relatively small, only one programmable memory 402 may be provided, and the storage space of the programmable memory 402 is divided into a first storage area and a second storage area, and stored in the first storage area The location of the target test option in the read-only memory 401, and the programming value of the target test option is stored in the second storage area.

Exemplarily, when the number of target test options is relatively large, two programmable memories can be set, which are respectively the first programmable memory and the second programmable memory. Referring to FIG. 5 , the programmable memory 402 in the integrated circuit 400 Including a first programmable memory 4021 and a second programmable memory 4022, the first programmable memory 4021 provides a first storage area, and stores the position of the target test option in the read-only memory 401 in the first programmable memory 4021; The second programmable memory 4022 provides a second storage area, and the programmed values of the target test options are stored in the second programmable memory 4022 .

Of course, when the number of target test options is more, more programmable memories can be set, the first storage area is provided by multiple programmable memories, the second storage area is provided by multiple programmable memories, and the first storage area stores the target The location of the test option in the ROM 401, the second storage area stores the programming value of the target test option. The embodiments of the present application do not limit the number of programmable memories.

Then, the output circuit 403 is also configured to read the position of the target test option in the read-only memory 401; the output circuit 403 is specifically configured to read the position of the target test option in the read-only memory 401 according to the first test configuration sequence. and the programmed values of the target test options generate a second sequence of test configurations. Specifically, after the integrated circuit 400 is powered on, the output circuit 403 can read the location of the target test option in the read-only memory from the first storage area, or read the programming value of the target test option from the second storage area, Since the target test option is the test option that needs to be modified in the first test configuration sequence, the output circuit 403 can specify which test options in the first test configuration sequence need to be modified according to the position of the target test option in the read-only memory 401, and The output circuit 403 generates a second test configuration sequence according to the first test configuration sequence, the location of the target test option in the ROM, and the programmed value of the target test option.

Exemplarily, as shown in FIG. 6 , the output circuit 403 includes a flipper 4031 and a selector 4032; the flipper 4031 is specifically configured to generate an enable signal according to the position of the target test option in the read-only memory 401 and other positions; Wherein the enable signal is in a first state at the position of the target test option in the read-only memory, and the enable signal is in a second state at other positions, the other positions including other test options in the first configuration sequence except the target test option Position in read-only memory 401; selector 4032, used to obtain the programming value of the target test option in the second storage area when the enable signal is in the first state, and obtain other tests when the enable signal is in the second state Test values for the options, generating a second sequence of test configurations based on the programmed values of the target test options and the test values of the other test options.

Exemplarily, referring to FIG. 7 , the embodiment of the present application provides a schematic structural diagram of the integrated circuit 400 , the first programmable memory 4021 provides a first storage area, and the second programmable memory 4022 provides a second storage area. It should be noted that, according to the direction shown in FIG. 7 , the order of bits in the read-only memory 401 and the second programmable memory 4022 in FIG. 7 is from right to left, starting from 1 each time The order of increasing by 1 is sorted, and the order of storage addresses of the first programmable memory 4021 in FIG. 7 is sorted from right to left, starting from 1 and increasing by 1 each time. Wherein, 24-bit binary data are stored in the read-only memory 401, which are respectively "010101000111001101110010", each bit of binary data is 1 bit, and the 24-bit binary data is the first test configuration sequence. Multiple test options are included in the first test configuration sequence, as shown in the figure, the 3rd bit to the 6th bit in the 24-bit binary data is the test value "0101" of the first test option, in the 24-bit binary data The 11th to 13th bits are the test value "110" of the second test option, and the 19th to 23rd bits in the 24-bit binary data are the test value "11001" of the third test option, except the above In addition to the programming values of the three test options, other bits can be other test configuration sequences, or TDI control signals, TMS control signals, and TCK control signals, etc. Among them, the test options that need to be modified among the multiple test options are The first test option, the second test option and the third test option are the target test options. Then it is necessary to first find the position of the target test option in the production specification of the integrated circuit 400 , and then store the position of the target test option in the ROM 401 in the first programmable memory 4021 . Exemplarily, each 8-bit binary number in the first programmable memory 4021 is regarded as a storage address (8' as shown in FIG. 7 represents 8-bit binary data), and the storage value of each storage address is the The decimal number converted from 8-bit binary data (d2 as shown in FIG. 7 represents the decimal number 2). Referring to Fig. 7, the first programmable memory 4021 in Fig. 7 includes 7 storage addresses, and the binary data stored in the first storage address is "00000010", which represents the decimal number 2, because in the read-only memory In 401, the test value "01" in the first two bits does not need to be modified; the binary data stored in the second storage address is "00000100", which represents the decimal number 4, because in the read-only memory 401, The 3rd bit to the 6th bit are the test value "0101" of the first test option, and the test value of the first test option needs to be modified; the binary data stored in the third storage address is "00000100", which means Decimal number 4, because in the read-only memory 401, the test value "0001" from the 7th bit to the 10th bit does not need to be modified; the binary data stored in the fourth storage address is "00000011", which means Decimal number 3, because in the read-only memory 401, the 11th bit to the 13th bit is the test value "110" of the second test option, and the test value of the second test option needs to be modified; the fifth storage address The stored binary data is "00000101", representing a decimal number 5, because in the read-only memory 401, the test value "01101" from the 14th bit to the 18th bit does not need to be modified; the sixth storage address The stored binary data is "00000101", representing a decimal number 5, because in the read-only memory 401, the 19th bit to the 23rd bit are the test value "11001" of the third test option, the third test option The test value needs to be modified; the binary data stored in the seventh storage address is "00000001", which represents the decimal number 1, because in the read-only memory 401, the test value "0" of the 24th bit does not need to be modified of.

In the second programmable memory 4022, the first to fourth bits store the programming value "1101" of the first test option, and the fifth to seventh bits store the programming value of the second test option The value "010", the 8th bit to the 12th bit store the programming value "01010" of the third test option.

That is to say, in the first programmable memory 4021, the stored value of the storage address respectively represents "the number of bits that need to be modified in the read-only memory 401, the number of bits that do not need to be modified in the read-only memory 401, and the number of bits that do not need to be modified in the read-only memory 401, respectively. The number of bits in 401 that needs to be modified, the number of bits in the read-only memory 401 that do not need to be modified..." stores the position of the target test option in the read-only memory 401. Programmed values for the target test options are stored in the second programmable memory.

Then, when the integrated circuit 400 is powered on, the flipper 4031 in the output circuit 403 generates an enable signal according to the position of the target test option in the ROM, and the high level state of the enable signal (that is, the above-mentioned The first state) corresponds to the number of bits that need to be modified in the read-only memory 401, that is, the position of the target test option in the read-only memory 401, and the bit length of the high level is equal to the number of bits that need to be modified; enable The low-level state of the signal (that is, the above-mentioned second state) corresponds to the number of bits that do not need to be modified in the read-only memory, that is, the positions of other test options in the read-only memory 401 except the target test option, and The bit length of the low level is equal to the number of bits that need not be modified. Specifically, the enable signal shown in Figure 7 is a low level with a length of 2 bits, a high level with a length of 4 bits, a low level with a length of 4 bits, and a high level with a length of 3 bits. Flat, 5-bit low level, 5-bit high level, 1-bit low level.

Then the selector 4032 in the output circuit 403, when the enable signal is low level, obtains the test values of other test options except the target test option in the first test configuration sequence equal to the bit length of the low level. When the enable signal is at a high level, the programming value of the target test option in the second programmable memory 4022 whose bit length is equal to the high level is acquired. A second sequence of test configurations is generated based on the programmed values of the target test option and the test values of the other test options than the target test option. That is to say, when the enable signal is a low level with a length of 2 bits, the selector 4032 obtains the value of the first bit to the second bit in the read-only memory 401 as a test value "01", and then When the enable signal is a high level with a length of 4 bits, the selector 4032 obtains the value from the first bit to the fourth bit in the second programmable memory 4022 as a programming value "1101", and when the enable signal is 4 When the low level of the bit length, the selector 4032 obtains the value of the 7th bit to the 10th bit in the read-only memory 401 as a test value "0001", when the enable signal is a high level of 3 bit length level, the selector 4032 obtains the value of the 4th bit to the 6th bit in the second programmable memory 4022 as a programming value "010", and when the enable signal is a low level with a length of 5 bits, select The selector 4032 obtains the value of the 14th bit to the 18th bit in the read-only memory 401 as a test value "01101". When the enable signal is a high level with a length of 5 bits, the selector 4032 obtains the second programmable The value of the 8th bit to the 12th bit in the memory 4022 is used as a programming value "01010"; The bit value is used as a test value "0", and the second test configuration sequence "011101000110101101010100" is sequentially generated. It also proves that the read-only memory 401 transmits 1-bit binary data to the selector 4032 within each bit length of the enable signal, and the second programmable memory 4022 transmits 1-bit binary data to the selector 4032 during a high-level bit length of the enable signal. 1-bit binary data is transmitted to the selector 4032.

Exemplarily, the flipper 4031 can flip the stored value of the even-numbered storage address in the first programmable memory 4021 according to flipping the stored value of the odd-numbered storage address in the first programmable memory 4021 to a low level. The enable signal is generated according to the rule of high level, and the bit length of the low level/high level of the enable signal is equal to the storage value of the corresponding storage address in the first programmable memory 4021 . Wherein, the storage value of each storage address in the first programmable memory 4021 is the decimal number corresponding to the binary number stored in the current storage address. For example, in the read-only memory 401, a total of 1000 bits are included, and the test value of the 1st bit to the 5th bit does not need to be modified, and the test value of the 6th bit to the 996th bit needs to be modified. The test values from the 997th bit to the 1000th bit do not need to be modified, which means that the decimal number 5,991,4 needs to be stored in the first programmable memory 4021 . Each 8-bit binary number in the first programmable memory 4021 is regarded as a storage address. When the 8-bit binary number is all 1, it is "11111111", and the corresponding decimal number is 255. The number of bits to be modified is 991 greater than 255, and, 3*255<991<=4*255, therefore, in the first programmable memory, the binary number stored in the first storage address is "00000101" corresponding to the decimal number 5, which is a bit that does not need to be modified number; the binary number stored in the second storage address is "11111111" corresponding to the decimal number 255, which is the number of bits to be modified; the binary number stored in the third storage address is "00000000" corresponding to the decimal number 0, which does not need to be modified the number of bits; the binary number stored in the fourth storage address is "11111111" corresponding to the decimal number 255, which is the number of bits to be modified; the binary number stored in the fifth storage address is "00000000" corresponding to the decimal number 0, which is The number of bits that do not need to be modified; the binary number stored in the sixth storage address is "11111111" corresponding to the decimal number 255, which is the number of bits that need to be modified; the binary number stored in the seventh storage address is "00000000" corresponding to the decimal number 0, is the number of bits that do not need to be modified; the binary number stored in the eighth storage address is "11100010" corresponding to the decimal number 226 is the number of bits that need to be modified; the binary number stored in the ninth storage address is "00000100" corresponding The decimal number 4 is the number of bits that do not need to be modified. In this way, the location of the target test option in the read-only memory 401 is stored in the first programmable memory 3021 .

Exemplarily, the flipper 4031 can flip the stored value of the even-numbered storage address in the first programmable memory 4021 according to flipping the stored value of the odd-numbered storage address in the first programmable memory 4021 to a low level. The enable signal is generated according to the rule of high level, and the bit length of the low level/high level of the enable signal is equal to the storage value of the corresponding storage address in the first programmable memory 4021 . Wherein, the storage value of each storage address in the first programmable memory 4021 is the decimal number corresponding to the binary number stored in the current storage address. For example, in the read-only memory 401, a total of 1000 bits are included, and the test value of the 1st bit to the 550th bit does not need to be modified, and the test value of the 551st bit to the 790th bit needs to be modified. The test values from the 791st bit to the 1000th bit do not need to be modified, which means that the first programmable memory 4021 needs to store decimal numbers 550, 240, 210. Each 8-bit binary number in the first programmable memory 4021 is regarded as a storage address. When the 8-bit binary number is all 1, it is "11111111", and the corresponding decimal number is 255. The number of bits to be modified is 991 greater than 255, and, 2*255<991<=3*255, therefore, in the first programmable memory, the binary number stored in the first storage address is "11111111" corresponding to the decimal number 255, which is a bit that does not need to be modified number; the binary number stored in the second storage address is "00000000" corresponding to the decimal number 0, which is the number of bits to be modified; the binary number stored in the third storage address is "11111111" corresponding to the decimal number 255, which does not need to be modified the number of bits; the binary number stored in the fourth storage address is "00000000" corresponding to the decimal number 0, which is the number of bits to be modified; the binary number stored in the fifth storage address is "00101000" corresponding to the decimal number 40, which is The number of bits that do not need to be modified; the binary number stored in the sixth storage address is "11110000" corresponding to the decimal number 240, which is the number of bits that need to be modified; the binary number stored in the seventh storage address is "11010010" corresponding to the decimal number 210, is the number of bits that do not need to be modified. In this way, the location of the target test option in the read-only memory 401 is stored in the first programmable memory 3021 .

It should be noted that, FIG. 7 is an example in which each storage address in the first programmable memory 4021 contains 8 bits. In practical applications, the bits contained in each storage address of the first programmable memory 4021 The number may be any positive integer number of bits, which is not limited in the embodiment of the present application.

Exemplarily, the flipper 4031 can flip the odd-numbered decimal number transmitted from the first programmable memory 4021 to the flipper 4031 to a low level, and transfer the first programmable memory 4021 to the even-numbered decimal number of the flipper 4031. The enable signal is generated according to the rule that the number is flipped to a high level, and the bit length of the low level/high level of the enable signal is equal to the decimal number transmitted from the corresponding first programmable memory 4021 to the flipper 4031 . For example, in the read-only memory 401, a total of 1000 bits are included, and the test value of the 1st bit to the 500th bit does not need to be modified, and the test value of the 501st bit to the 754th bit needs to be modified. The test values from the 755th bit to the 1000th bit do not need to be modified, which means that the first programmable memory 4021 needs to store decimal numbers 500, 254, 246. Wherein, every 8 binary digits in the first programmable memory 4021 is regarded as a storage address, and the maximum decimal number that can be stored in a storage address in the first programmable memory 4021 is 254, for example, the first programmable When the binary number stored in the nth storage address of the programming memory 4021 is "11111111", it means that the binary numbers stored in the nth storage address are all "1", and the upper 7 binary numbers are "1" to indicate that the binary number stored in the nth storage address is "1". The binary number stored in n storage addresses is actually "11111110", which corresponds to the decimal number 254, and the lower 1-bit binary number is "1", which means that the current nth storage address is continuous with the n+1th storage address. The binary number stored in the n+1 storage address is "00101010", corresponding to the decimal number 42, and the first programmable memory 4021 adds the decimal number stored in the nth storage address to the decimal number stored in the n+1th storage address, That is, 254+42, the decimal number 296 is transmitted to the flipper 4031 .

When the decimal number 500, 254, 246 needs to be stored in the first programmable memory 4021, in the first programmable memory, the binary number stored in the first storage address is "11111111" corresponding to the decimal number 254, and the second storage address The stored binary number is "11110110" corresponding to the decimal number 246. Since the binary number stored at the first storage address is "11111111", the first programmable memory 4021 transmits the decimal number 254+246, that is, 500, to the flipper 4031 , so that the flipper 4031 flips the decimal number 500 into a low level with a length of 500 bits, indicating that the 500 bits do not need to be modified; the binary number stored in the third storage address is "11111110" corresponding to the decimal number 254, The first programmable memory 4021 transmits the decimal number 254 to the flipper 4031, so that the flipper 4031 flips the decimal number 254 into a high level with a length of 254 bits, indicating that 254 bits need to be modified; the fourth storage The binary number stored in the address is "11110110" corresponding to the decimal number 246, and the first programmable memory 4021 transmits the decimal number 246 to the flipper 4031, so that the flipper 4031 flips the decimal number 246 into a low level with a length of 246 bits , indicating that 246 bits do not need to be modified. Exemplarily, when the integrated circuit 400 is powered on, the flipper 4031 in the output circuit 403 generates an enable signal according to the location of the target test option in the read-only memory, or the enable signal can be in a low-level state Corresponding to the number of bits that need to be modified in the read-only memory 401, that is, the position of the target test option in the read-only memory 401, and the bit length of the low level is equal to the number of bits that need to be modified; the high level of the enable signal The level state corresponds to the number of bits that do not need to be modified in the read-only memory, that is, the positions of other test options in the read-only memory 401 except the target test option, and the bit length of the high level is equal to the number of bits that need not be modified. number of bits. Then the selector 4032 in the output circuit 403, when the enable signal is high level, obtains the test values of other test options except the target test option in the first test configuration sequence equal to the bit length of the high level. When the enable signal is at low level, the programming value of the target test option in the second programmable memory 4022 whose bit length is equal to the low level is acquired. A second sequence of test configurations is generated based on the programmed values of the target test option and the test values of the other test options than the target test option.

Exemplarily, referring to FIG. 8 , the embodiment of the present application provides a schematic structural diagram of an integrated circuit 800. In FIG. 8, the integrated circuit 800 needs to be tested after power-on, but the The processor 802 is not running normally, and the JTAG pin 801 in the integrated circuit 800 is also closed, then, the selector 803 can select the second test configuration sequence in accordance with the IEEE 1149.1 standard transmitted by the selector 4032 to the TAP controller 804 , wherein, the flipper 4031 generates an enable signal according to the position of the target test option in the read-only memory 401, and the high level state of the enable signal corresponds to the number of bits to be modified in the read-only memory 401, that is, The target test option is at the position in the read-only memory 401, and the bit length of the high level is equal to the number of bits that need to be modified; the low-level state of the enable signal corresponds to the number of bits that do not need to be modified in the read-only memory , that is, the positions of other test options except the target test option in the read-only memory 401, and the bit length of the low level is equal to the number of bits that need not be modified. The first test configuration sequence is stored in the read-only memory 401, the first test configuration sequence includes the test values of a plurality of test options, and the read-only memory 401 is in each bit length of the enable signal (no matter it is a high level The bit length is also a low level bit length) to transmit 1-bit binary data to the selector 4032 . The second programmable memory 4022 stores the programming value of the target test option, and the second programmable memory 4022 transmits 1-bit binary data to the selector 4032 within a high level bit length of the enable signal. The selector 4032 obtains the test values of other test options except the target test option in the first test configuration sequence equal to the bit length of the low level when the enable signal is at a low level, and when the enable signal is at a high level , acquire the programming value of the target test option in the second programmable memory 4022 whose bit length is equal to that of the high level. And generate a second test configuration sequence according to the programming value of the target test option and the test values of other test options except the target test option, and transmit the second test configuration sequence to the TAP controller 804, wherein the second test configuration sequence includes TDI control signal, a TMS control signal, a TCK control signal, and multiple test options, wherein the TAP controller 804 selects a user-defined data register in the integrated circuit according to the TMS control signal and the TCK control signal, and transmits multiple test options through the TDI pin , write a plurality of test options into the selected user-defined registers, then, the TAP controller 804 transmits the test options written in the user-defined registers to the BIST controller 805 according to the TMS control signal and the TCK control signal, and then Causes the BIST controller 805 to perform a self-test according to a number of test options.

In addition, in the last step of manufacturing the integrated circuit 800 shown in FIG. 8 , the ATE can be connected to the JTAG pin 801, and the selector 804 selects the JTAG pin 801 to transmit the test configuration sequence generated by the ATE and conforming to the IEEE 1149.1 standard to the TAP. A controller 804, the test configuration sequence includes a TDI control signal, a TMS control signal, a TCK control signal and a plurality of test options, wherein the TAP controller 804 selects a user-defined data register in the integrated circuit according to the TMS control signal and the TCK control signal , and transmit multiple test options through the TDI pin, and write multiple test options into the selected user-defined register, and then, the TAP controller 804 writes the user-defined register according to the TMS control signal and the TCK control signal The test options are transmitted to the BIST controller 805, so that the BIST controller 805 performs a self-test according to the plurality of test options. It should be noted that after the integrated circuit is manufactured, the JTAG pin 801 in the integrated circuit will be closed, the purpose of which is to prevent the integrated circuit from being maliciously damaged during the application process.

Referring to Fig. 8, if the integrated circuit 800 is powered on and operates normally, the selector 803 can select the processor 802 to transmit the test configuration sequence generated by the processor 802 to the TAP controller 804 in accordance with the IEEE 1149.1 standard, the test configuration sequence Including TDI control signal, TMS control signal, TCK control signal and multiple test options, wherein, the TAP controller 804 selects the user-defined data register in the integrated circuit according to the TMS control signal and the TCK control signal, and transmits multiple data registers through the TDI pin. A test option, multiple test options are written into the selected user-defined register, and then, the TAP controller 804 transmits the test option written in the user-defined register to the BIST controller according to the TMS control signal and the TCK control signal 805, further enabling the BIST controller 805 to perform a self-test according to multiple test options.

Exemplarily, an embodiment of the present application provides a method for testing an integrated circuit, wherein the integrated circuit includes: a read-only memory, an output circuit, and at least one programmable memory; the read-only memory is used to store the first test configuration sequence , the first test configuration sequence includes test values of a plurality of test options; at least one programmable memory is used to store the programmed values of the target test options. With reference to shown in Figure 9, the testing method of this integrated circuit comprises:

901. Read a first test configuration sequence after power-on.

902. Read the programming value of the target test option.

903. Generate a second test configuration sequence according to the first test configuration sequence and the programming value of the target test option.

Usually, after step 903, the second test configuration sequence may be transmitted to the test equipment, so that the test equipment performs a test on the module to be tested according to the second test configuration sequence.

Wherein, at least one programmable memory includes a first storage area and a second storage area, the first storage area is used to store the position of the target test option in the read-only memory, and the second storage area is used to store the programming value of the target test option; The method for testing an integrated circuit further includes reading the location of the target test option in the ROM before step 903 .

Then step 903 specifically includes: generating a second test configuration sequence according to the first test configuration sequence, the location of the target test option in the ROM, and the programming value of the target test option.

Wherein, the output circuit in the integrated circuit includes a flipper and a selector, then the above step 903 specifically includes:

9031. Generate an enable signal according to the position in the read-only memory and other positions of the target test option.

Wherein the enable signal is in a first state at the position of the target test option in the read-only memory, and the enable signal is in a second state at other positions, the other positions including other test options in the first configuration sequence except the target test option location in read-only memory.

9032. Acquire the programming value of the target test option in the second storage area when the enabling signal is in the first state, and acquire the test values of other test options when the enabling signal is in the second state.

9033. Generate a second test configuration sequence according to the programmed value of the target test option and the test values of other test options.

Wherein, the multiple test options include: a list of modules to be tested, test intensity and test configuration, the list of modules to be tested is used to indicate which modules to be tested need to be tested, and the test intensity includes: test coverage, test vector number and test time etc., wherein, the test coverage rate indicates the percentage of the module to be tested that can be tested, for example, the test target coverage is 100%, which means that all the modules to be tested are tested, the number of test vectors indicates the test data, and the test time indicates how long it takes to complete the test; The test configuration includes: linear feedback shift register LFSR seed, open clock domain, multi-input feature register MISR comparison value, and test algorithm, etc., where the linear feedback shift register LFSR seed represents the initial value of the linear feedback shift register, and the clock domain is opened Indicates that the test is started when the clock signal is on the rising or falling edge. The comparison value of the multi-input characteristic register MISR represents the characteristic value obtained in the module under test without failure. The test algorithm includes "March algorithm, Checkerboard algorithm. The target test option is multiple One or more of the test options that need to be modified. The target test options include one or more of the following: list of modules to be tested, test intensity parameters, and test configuration.

Exemplary, the embodiment of the present application provides an electronic device, the electronic device includes a printed circuit board (printed circuit board, PCB) and an integrated circuit arranged on the PCB, the integrated circuit can be any one of the aforementioned integrated circuit, the electronic device includes, for example, a mobile phone, a tablet computer, a personal digital assistant (personal digital assistant, PDA), a vehicle-mounted computer, and the like. The embodiment of the present application does not specifically limit the specific form of the electronic device. And after the electronic device is powered on, the integrated circuit in the electronic device can execute the above-mentioned integrated circuit testing method.

The embodiment of the present application also provides a computer-readable storage medium, the computer-readable storage medium stores computer program code, and when the electronic device executes the computer program code, the electronic device executes the integrated circuit testing method in the above-mentioned embodiments. Based on this understanding, the technical solution of the embodiment of the present application is essentially or the part that contributes to the prior art, or all or part of the technical solution can be embodied in the form of a software product, and the software product is stored in a storage medium Among them, several instructions are included to make a device (which may be a single-chip microcomputer, a chip, etc.) or a processor (processor) execute all or part of the steps of the methods described in the various embodiments of the present application. The aforementioned storage medium includes: various media that can store program codes such as U disk, mobile hard disk, read only memory (ROM), random access memory (random access memory, RAM), magnetic disk or optical disk.

Embodiments of the present application also provide a computer program product, which, when running on an electronic device, causes the electronic device to execute the above-mentioned related steps, so as to implement the method for testing an integrated circuit in the above-mentioned embodiment.

In the several embodiments provided in this application, it should be understood that the disclosed devices and methods may be implemented in other ways. For example, the device embodiments described above are only illustrative. For example, the division of the modules or units is only a logical function division. In actual implementation, there may be other division methods. For example, multiple units or components can be Incorporation or may be integrated into another device, or some features may be omitted, or not implemented. In another point, the mutual coupling or direct coupling or communication connection shown or discussed may be through some interfaces, and the indirect coupling or communication connection of devices or units may be in electrical, mechanical or other forms.

The unit described as a separate component may or may not be physically separated, and the component displayed as a unit may be one physical unit or multiple physical units, that is, it may be located in one place, or may be distributed to multiple different places . Part or all of the units can be selected according to actual needs to achieve the purpose of the solution of this embodiment.

If the integrated unit is realized in the form of a software function unit and sold or used as an independent product, it can be stored in a readable storage medium. The above content is only the specific implementation of the application, but the scope of protection of the application is not limited thereto. Anyone familiar with the technical field can easily think of changes or substitutions within the technical scope disclosed in the application, and should covered within the scope of protection of this application. Therefore, the protection scope of the present application should be determined by the protection scope of the claims.

Although the invention has been described in conjunction with specific features and embodiments thereof, it will be apparent that various modifications and combinations can be made therein without departing from the spirit and scope of the invention. Accordingly, the specification and drawings are merely illustrative of the invention as defined by the appended claims and are deemed to cover any and all modifications, variations, combinations or equivalents within the scope of the invention. Obviously, those skilled in the art can make various changes and modifications to the present invention without departing from the spirit and scope of the present invention. Thus, if these modifications and variations of the present invention fall within the scope of the claims of the present invention and their equivalent technologies, the present invention also intends to include these modifications and variations.

Claims

An integrated circuit, characterized by comprising: a read-only memory, an output circuit, and at least one programmable memory;

The read-only memory is used to store a first test configuration sequence, and the first test configuration sequence includes test values of a plurality of test options;

said at least one programmable memory for storing a programmed value of a target test option of said plurality of test options;

The output circuit is configured to read the first test configuration sequence after power-on;

the output circuit is further configured to read a programmed value of the target test option;

The output circuit is further configured to generate a second test configuration sequence according to the first test configuration sequence and the programmed value of the target test option.
The integrated circuit according to claim 1, wherein said at least one programmable memory comprises a first storage area and a second storage area, said first storage area is used to store said target test option in said only reading a location in memory, the second storage area for storing a programmed value for the target test option;

The output circuit is further configured to read the location of the target test option in the read-only memory;

The output circuit is specifically configured to generate a second test configuration sequence according to the first test configuration sequence, the location of the target test option in the ROM, and the programmed value of the target test option.
The integrated circuit of claim 2, wherein

The output circuit includes a flipper and a selector;

The flipper is specifically configured to generate an enable signal according to the location of the target test option in the read-only memory and other locations; wherein the enable signal is in the target test option in the read-only memory The position in the position is the first state, the enable signal is in the second state at other positions, and the other positions include other test options in the first configuration sequence except the target test option in the only Read the location in memory;

The selector is configured to obtain the programming value of the target test option in the second storage area when the enabling signal is in the first state, and obtain the programming value of the target test option in the second storage area when the enabling signal is in the second state. Test values of other test options, generating a second test configuration sequence according to the programmed values of the target test options and the test values of the other test options.
The integrated circuit of claim 2, wherein

the at least one programmable memory includes a first programmable memory and a second programmable memory;

The first programmable memory provides the first storage area, and the second programmable memory provides the second storage area.
The integrated circuit according to any one of claims 1-4, characterized in that,

The multiple test options include: a list of modules to be tested, test intensity parameters and test configurations.
The integrated circuit according to any one of claims 1-4, characterized in that,

The target test options include one or more of the following: a list of modules to be tested, a test intensity parameter, and a test configuration.
A method for testing an integrated circuit, characterized in that the integrated circuit includes: a read-only memory, an output circuit, and at least one programmable memory;

The read-only memory is used to store a first test configuration sequence, and the first test configuration sequence includes test values of a plurality of test options;

said at least one programmable memory for storing a programmed value of a target test option of said plurality of test options;

The testing method of described integrated circuit comprises:

reading the first test configuration sequence after power-up;

read the programmed value of the target test option;

A second sequence of test configurations is generated based on the first sequence of test configurations and the programmed values of the target test options.
The method for testing an integrated circuit according to claim 7, wherein the at least one programmable memory includes a first storage area and a second storage area, and the first storage area is used to store the target test option in the location in the read-only memory, the second storage area is used to store the programming value of the target test option;

The test method of the integrated circuit also includes:

reading the location of the target test option in the read-only memory;

Then generating a second test configuration sequence according to the first test configuration sequence and the programming value of the target test option specifically includes: according to the first test configuration sequence, the position of the target test option in the read-only memory and the programmed values of the target test options generate a second sequence of test configurations.
The method for testing an integrated circuit according to claim 8, wherein:

The generating a second test configuration sequence according to the first test configuration sequence, the position of the target test option in the ROM, and the programming value of the target test option specifically includes:

generating an enable signal based on the location of the target test option in the ROM and other locations; wherein the enable signal is in a first state at the location of the target test option in the ROM, The enable signal is in a second state at other locations, the other locations including locations in the read-only memory of test options other than the target test option in the first configuration sequence;

Acquire the programming value of the target test option in the second storage area when the enabling signal is in the first state, and acquire the test value of the other test option when the enabling signal is in the second state;

A second sequence of test configurations is generated based on the programmed value of the target test option and the test value of the other test option.
The method for testing an integrated circuit according to any one of claims 7-9, wherein:

The multiple test options include: a list of modules to be tested, a test intensity parameter and a test configuration.
The method for testing an integrated circuit according to any one of claims 7-9, wherein:

The target test options include one or more of the following: a list of modules to be tested, a test intensity parameter, and a test configuration.
An electronic device, characterized by comprising a printed circuit board and the integrated circuit according to any one of claims 1-6 arranged on the printed circuit board.
A computer-readable storage medium is characterized by comprising computer instructions, and when the computer instructions are run on the electronic device, the electronic device is made to execute the method described in any one of claims 7-11.
A computer program product, characterized in that, when the computer program product is run on the electronic device, the electronic device is made to execute the method described in any one of claims 7-11.