WO2018126459A1 - Capacitance measurement circuit and electronic device - Google Patents

Capacitance measurement circuit and electronic device Download PDF

Info

Publication number
WO2018126459A1
WO2018126459A1 PCT/CN2017/070492 CN2017070492W WO2018126459A1 WO 2018126459 A1 WO2018126459 A1 WO 2018126459A1 CN 2017070492 W CN2017070492 W CN 2017070492W WO 2018126459 A1 WO2018126459 A1 WO 2018126459A1
Authority
WO
WIPO (PCT)
Prior art keywords
detecting circuit
impedance
capacitance detecting
coupled
electrodes
Prior art date
Application number
PCT/CN2017/070492
Other languages
French (fr)
Chinese (zh)
Inventor
陈圣凯
文亚南
杨富强
Original Assignee
深圳市汇顶科技股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳市汇顶科技股份有限公司 filed Critical 深圳市汇顶科技股份有限公司
Priority to CN201780000370.7A priority Critical patent/CN109496290A/en
Priority to PCT/CN2017/070492 priority patent/WO2018126459A1/en
Publication of WO2018126459A1 publication Critical patent/WO2018126459A1/en

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/01Input arrangements or combined input and output arrangements for interaction between user and computer
    • G06F3/03Arrangements for converting the position or the displacement of a member into a coded form
    • G06F3/041Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means

Definitions

  • the present application relates to a capacitance detecting circuit and an electronic device, and more particularly to a capacitance detecting circuit and an electronic device capable of canceling external impedance and eliminating common mode noise.
  • the operational interfaces of various electronic products have gradually become more humanized in recent years.
  • the user can directly operate on the screen with a finger or a stylus, input information/text/pattern, and save the trouble of using an input device such as a keyboard or a button.
  • the touch screen usually consists of a sensing panel and a display disposed behind the sensing panel.
  • the electronic device judges the meaning of the touch according to the position touched by the user on the sensing panel and the picture presented by the display at the time, and executes the corresponding operation result.
  • a primary object of some embodiments of the present invention is to provide a capacitance detecting circuit and an electronic device that can cancel external impedance and eliminate common mode noise to improve the disadvantages of the prior art.
  • the present application provides a capacitance detecting circuit coupled to a plurality of transmitting electrodes and a plurality of receiving electrodes, the capacitance detecting circuit including a driving circuit coupled to the plurality of transmitting electrodes, Generating a driving signal to the plurality of transmitting electrodes, wherein the plurality of transmitting electrodes and the plurality of receiving electrodes have a plurality of external impedances; an impedance unit coupled to the driving circuit for receiving Driving the signal and generating a plurality of dummy electrode signals, wherein the impedance unit is formed with a plurality of internal impedances, the plurality of virtual electrode signals are related to the plurality of internal impedances; and a plurality of first amplifiers, each The first amplifier has a first input end and a second input end, and the first input end of the plurality of first amplifiers is coupled to the plurality of receiving electrodes, the plurality of first amplifiers The second input end is coupled to the impedance unit, and the
  • the impedance unit includes at least one capacitor; and at least one resistor coupled to the at least one capacitor, the at least one capacitor and the at least one resistor forming the plurality of internal impedances.
  • the impedance unit further includes an adjusting unit coupled to the at least one resistor for adjusting a resistance value of the at least one resistor such that an external impedance of the plurality of external impedances and the plurality of internal portions An impedance difference of an internal impedance of the impedance is less than a specific value.
  • the specific value is 0.4 times the external impedance.
  • the adjustment unit includes a storage unit, the storage unit stores a plurality of impedance adjustment values, and the adjustment unit adjusts a resistance value of the at least one resistor according to the plurality of impedance adjustment values.
  • the capacitance detecting circuit further includes a control logic circuit coupled to the memory unit, and the control logic circuit is controlled by a control unit for outputting the plurality of impedance adjustment values.
  • the storage unit is a Non-Volatile Memory (NVM).
  • NVM Non-Volatile Memory
  • the storage unit is a Volotile Memory.
  • the capacitance detecting circuit further includes at least one second amplifier coupled to the plurality of first amplifiers for canceling a common mode noise received by the plurality of transmitting electrodes (Common Mode) Noise) to generate at least one second output signal; wherein the at least one second output signal is related to the plurality of capacitance sizes between the plurality of transmitting electrodes and the plurality of receiving electrodes.
  • at least one second amplifier coupled to the plurality of first amplifiers for canceling a common mode noise received by the plurality of transmitting electrodes (Common Mode) Noise) to generate at least one second output signal; wherein the at least one second output signal is related to the plurality of capacitance sizes between the plurality of transmitting electrodes and the plurality of receiving electrodes.
  • the at least one second amplifier is a Programmable Gain Amplifier.
  • the capacitance detecting circuit further includes a duplexer coupled between the plurality of first amplifiers and the at least one second amplifier.
  • the capacitance detecting circuit further includes a control logic circuit coupled to the reworker, the control logic circuit is controlled by a control unit for controlling the reworker to A portion of the first output signal of the output signal is passed to an input of the at least one second amplifier.
  • the drive signal is an alternating current (AC) signal.
  • AC alternating current
  • the present application further provides an electronic device including a plurality of transmitting electrodes, a plurality of receiving electrodes, and a capacitance detecting circuit coupled to the plurality of transmitting electrodes and the plurality of receiving electrodes, wherein the capacitance detecting circuit includes a driving circuit.
  • the plurality of transmitting electrodes are coupled to the plurality of transmitting electrodes for generating a driving signal to the plurality of transmitting electrodes, wherein the plurality of transmitting electrodes and the plurality of receiving electrodes have a plurality of external impedances; an impedance unit, And coupled to the driving circuit, configured to receive the driving signal, and generate a plurality of virtual electrode signals, wherein the impedance unit is formed with a plurality of internal impedances, and the plurality of virtual electrode signals are related to the plurality of internal electrodes And a plurality of first amplifiers, each of the first amplifiers having a first input end and a second input end, the first input end of the plurality of first amplifiers being coupled to the plurality of receiving electrodes The second input end of the plurality of first amplifiers is coupled to the impedance unit, and the plurality of first amplifiers generate a plurality of first output signals; wherein the plurality of first Signals associated with the plurality of electrodes between the plurality of transfer electrodes receiving the pluralit
  • FIG. 1 is a schematic top view of an electronic device according to an embodiment of the present application.
  • FIG. 2 is a schematic diagram of a capacitance detecting circuit according to an embodiment of the present application.
  • FIG. 3 is a schematic diagram of an impedance unit according to an embodiment of the present application.
  • FIG. 1 is a schematic top view of an electronic device 10 according to an embodiment of the present disclosure.
  • the electronic device 10 can be a touch-operated electronic device such as a smart phone, a tablet computer, a smart wearable device, or an in-vehicle display device.
  • the electronic device 10 includes transmission electrodes (or driving electrodes) TX_1 to TX_N, receiving electrodes RX_1 to RX_M, a capacitance detecting circuit 12, a flexible display panel 14, and a control unit 16.
  • the control unit 16 can be a microcontroller/microcontroller unit (MCU).
  • the flexible display 14 is used to display a picture to be displayed by the electronic device 10, which has flexibility.
  • the transmitting electrodes TX_1-TX_N and the receiving electrodes RX_1-RX_M are disposed on/in the flexible display screen 14.
  • the capacitance detecting circuit 12 is coupled to the transmitting electrodes TX_1-TX_N and the receiving electrodes RX_1-RX_M for detecting the transmitting electrodes TX_1-TX_N.
  • the size of the plurality of capacitors between the receiving electrodes RX_1 and RX_M to determine the position at which the touch occurs.
  • the capacitances corresponding to the transmitting electrodes TX_1 to TX_N and the receiving electrodes RX_1 to RX_M are larger than those of the conventional Rigid Type Panel (usually larger than the hard screen). Nearly 10 times).
  • the present application uses the impedance unit of the capacitance detecting circuit 12 to form between the transmitting electrodes TX_1-TX_N and the receiving electrodes RX_1-RX_M.
  • a plurality of internal impedances for canceling a plurality of external impedances between the transmitting electrodes TX_1-TX_N and the receiving electrodes RX_1-RX_M, wherein the plurality of external impedances include the transmitting electrodes TX_1-TX_N and the receiving electrodes RX_1-RX_M with respect to a ground terminal capacitance.
  • FIG. 2 is a schematic functional block diagram of a capacitance detecting circuit 12 according to an embodiment of the present disclosure.
  • the capacitor detecting circuit 12 includes a driving circuit 120, an impedance unit 122, a reworker 124, and a logic control circuit.
  • Logic Control Circuit 126 a front end circuit 128, a determination circuit 130, and an amplifier Amp and preamplifiers Amp_pre_1 to Amp_pre_M.
  • the logic control circuit 126 is coupled to the impedance unit 122 and the duplexer 124 for controlling the impedance unit 122 and the duplexer 124 according to the indication of the control unit 16.
  • the driving circuit 120 (via the duplexer 124) is coupled to the transmitting electrodes TX_1-TX_N for generating the driving signals tx1 to txN to the transmitting electrodes TX_1-TX_N, and the driving signals tx1-txN may be alternating currents (AC) having the same waveform.
  • the signal may be an alternating current signal such as a square wave, a triangular wave, a sine wave, or a trapezoidal wave.
  • a plurality of external impedances Z_ex are formed between the transmitting electrodes TX_1 to TX_N and the receiving electrodes RX_1 to RX_M. For convenience of explanation, FIG.
  • the impedance unit 122 is coupled to the driving circuit 120 for generating a plurality of virtual electrode signals rx1' to rxM' according to the driving signals tx1 to txN.
  • the impedance unit 122 can form a plurality of internal impedances, where the internal impedance refers to It is an impedance formed within the capacitance detecting circuit 12, and the virtual electrode signals rx1' to rxM' are related to a plurality of internal impedances.
  • Each of the preamplifiers Amp_pre_1 to Amp_pre_M has a first input terminal and a second input terminal. The first input terminals of the preamplifiers Amp_pre_1 to Amp_pre_M are coupled to the receiving electrodes RX_1 RXX_M to receive the electrode signals rx1 r rxM.
  • the second input ends of the amplifiers Amp_pre_1 ⁇ Amp_pre_M are coupled to the impedance unit 122 to receive the virtual electrode signals rx1 ′ rxm′.
  • the preamplifiers Amp_pre_1 to Amp_pre_M may be differential amplifiers for subtracting the electrode signals rx1 to rxM from the virtual electrode signals rx1' to rxM', respectively, to generate output signals Vo_pre_1 to Vo_pre_M, in other words,
  • the impedance unit 122 may form a plurality of internal impedances to cancel a plurality of external impedances between the transmitting electrodes TX_1 to TX_N and the receiving electrodes RX_1 to RX_M.
  • the impedance equivalent to the transfer electrode TX_j and the receive electrode RX_i is only (Z_ij_ex-Z_ij_in), in other words, when the true external impedance Z_ij_ex is large.
  • the impedance unit 122 can be utilized to form the internal impedance Z_ij_in to cancel the true external impedance Z_ij_ex such that the impedance seen at the output of the preamplifier Amp_pre_m (and its back end circuit) is only (Z_ij_ex-Z_ij_in).
  • a difference between the external impedance Z_ij_ex and the internal impedance Z_ij_in is less than 0.4 times the external impedance Z_ij_ex, ie Z_ij_ex-Z_ij_in ⁇ 0.4*Z_ij_ex.
  • this multiple relationship is only for illustration, and can be set to other values.
  • the equivalent circuit of the external impedance Z_ij_ex is as shown in FIG. 2.
  • the external impedance Z_ij_ex includes capacitors Cij, Cdg, Csg and resistors Rd, Rs, wherein the capacitance Cij represents the mutual capacitance between the transmitting electrode TX_j and the receiving electrode RX_i (Mutual Capacitance)
  • the capacitor Cdg represents the capacitance of the transmitting electrode TX_j to the ground
  • the capacitor Csg receives the capacitance of the electrode RX_i to the ground
  • the resistor Rd represents the equivalent resistance corresponding to the transmitting electrode TX_j
  • the resistor Rs represents the equivalent resistance corresponding to the receiving electrode RX_i.
  • FIG. 3 is a schematic diagram of an impedance unit 122 according to an embodiment of the present application.
  • the impedance unit 122 can form an internal impedance Z_ij_in.
  • the impedance unit 122 can include capacitors Cij', Cdg', Csg', resistors Rd', Rs', and an adjustment unit 30,
  • the adjusting unit 30 can be coupled to the resistors Rd', Rs' for adjusting the resistance values of the resistors Rd', Rs' such that the internal impedance Z_ij_in formed by the impedance unit 122 satisfies Z_ij_ex-Z_ij_in ⁇ 0.4*Z_ij_ex or other relationship.
  • the adjustment unit 30 includes a storage unit 32, which stores The storage unit 32 stores impedance adjustment values corresponding to the resistors Rd' and Rs', and the adjustment unit 30 adjusts the resistance values of the resistors Rd' and Rs' based on the impedance adjustment value.
  • the storage unit 32 can be a Non-Volatile Memory (NVM), which can be an electrically erasable programmable read only memory (EEPROM), fast.
  • NVM Non-Volatile Memory
  • EEPROM electrically erasable programmable read only memory
  • the impedance adjustment value may be stored in the memory unit 32 in advance (via the logic control circuit 126) to adjust the resistances Rd', Rs' in the internal impedance Z_ij_in.
  • the storage unit 32 can be a volatile memory (Volatile Memory), which can be a Synchronous Dynamic Random Access Memory (SDRAM), and the impedance adjustment value can be controlled by the control unit. 16 is generated and stored in the memory unit 32 by the logic control circuit 126 to adjust the resistors Rd', Rs' in the internal impedance Z_ij_in.
  • the front end circuit 128 may include an anti-alias filter (AAF), a band pass filter (BPF), and an analog-to-digital converter (Analog-to-Digital).
  • AAF anti-alias filter
  • BPF band pass filter
  • ADC analog-to-digital converter
  • the converter circuit (ADC) determines the size of the plurality of capacitors between the transmitting electrodes TX_1 to TX_N and the receiving electrodes RX_1 to RX_M according to the output signal of the analog-to-digital converter to determine the position at which the touch occurs.
  • the amplifier Amp can be a Programmable Gain Amplifier (PGA), and the amplifier Amp can be used to eliminate the common mode noise received by the receiving electrodes RX_1 ⁇ RX_M, wherein the common mode noise can come from the display noise of the flexible display screen 14 ( Such as LCD noise).
  • the amplifier Amp is coupled to the preamplifiers Amp_pre_1 to Amp_pre_M through the duplexer 124, and the duplexer 124 can transmit the K output signals of the output signals Vo_pre_1 to Vo_pre_M to the amplifier Amp to eliminate the receiving electrodes RX_1 to RX_M.
  • Common mode noise, where K can be a multiple of two.
  • the duplexer 124 can be controlled by the logic control circuit 126 (and the logic control circuit 126 can be controlled by the control unit 16), and K output signals whose channel characteristics/noise characteristics are similar, and K The output signal is passed to the amplifier Amp.
  • the semaphore can effectively eliminate the common mode noise, so that the operational amplifier in the amplifier Amp does not enter the saturated state due to noise, and fully utilizes a dynamic range of the analog-to-digital converter and improves Signal-to-Noise Ratio (SNR).
  • SNR Signal-to-Noise Ratio
  • the capacitance detecting circuit is not limited to include only one programmable gain amplifier.
  • the capacitance detecting circuit of the present application may include a plurality of programmable gain amplifiers, as long as the input end (through the duplexer) is coupled to the output of the preamplifier,
  • the Parallel Processing method eliminates common mode noise and also satisfies the requirements of the present application and falls within the scope of the present application.
  • the present application utilizes an impedance unit to form a plurality of internal impedances and utilizes a preamplifier to cancel a true plurality of external impedances between the transmitting and receiving electrodes.
  • the present application utilizes a duplexer (and logic control circuit) to select an output signal with similar channel characteristics/noise characteristics, and uses a programmable gain amplifier to eliminate common mode noise and amplify the touch signal to improve the signal to noise ratio.

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Amplifiers (AREA)
  • Position Input By Displaying (AREA)

Abstract

A capacitance measurement circuit (12), comprising: a driving circuit (120) coupled to multiple transmitting electrodes (TX_1-TX_N) and used for generating a driving signal (tx1-txN) for the multiple transmitting electrodes (TX_1-TX_N); an impedance unit (122) coupled to the driving circuit (120) and used for receiving the driving signal (tx1-txN) and for generating multiple virtual electrode signals (rx1'-rxM'), multiple internal impedances (Z_ij_in) being formed in the impedance unit (122), the multiple virtual electrode signals (rx1'-rxM') being associated with the multiple internal impedances (Z_ij_in); and multiple first amplifiers (Amp_pre_1-Amp_pre_M) coupled to multiple receiving electrodes (RX_1~RX_M) and the impedance unit (122), multiple first output signals (Vo_pre_1-Vo_pre_M) outputted by the multiple first amplifiers (Amp_pre_1-Amp_pre_M) being associated with the magnitudes of multiple capacitances (Cij) between the multiple transmitting electrodes (TX_1-TX_N) and the multiple receiving electrodes (RX_1-RX_M).

Description

电容检测电路及电子装置Capacitance detection circuit and electronic device 技术领域Technical field
本申请涉及一种电容检测电路及电子装置,尤其涉及一种可抵消外部阻抗并消除共模噪声的电容检测电路及电子装置。The present application relates to a capacitance detecting circuit and an electronic device, and more particularly to a capacitance detecting circuit and an electronic device capable of canceling external impedance and eliminating common mode noise.
背景技术Background technique
随着科技日益进步,近年来各种电子产品的操作接口逐渐人性化。举例而言,透过触控面板,使用者可直接以手指或触控笔在屏幕上操作、输入信息/文字/图样,省去使用键盘或按键等输入设备的麻烦。实际上,触控屏通常由一感应面板及设置于感应面板后方的显示器组成。电子装置根据用户在感应面板上所触碰的位置,以及当时显示器所呈现的画面,来判断该次触碰的意涵,并执行相对应的操作结果。With the advancement of technology, the operational interfaces of various electronic products have gradually become more humanized in recent years. For example, through the touch panel, the user can directly operate on the screen with a finger or a stylus, input information/text/pattern, and save the trouble of using an input device such as a keyboard or a button. In fact, the touch screen usually consists of a sensing panel and a display disposed behind the sensing panel. The electronic device judges the meaning of the touch according to the position touched by the user on the sensing panel and the picture presented by the display at the time, and executes the corresponding operation result.
近年来,柔性显示屏(Flexible Display Panel)因具有可挠性而使得某些操作更为便利,已逐渐受到市场的青睐。然而,设置于柔性显示屏上的电极与接地端之间的电容过大,使得电极上因触摸所导致的电容变化量不显著,反而使触控装置无法分辨是否为有效触摸,因而降低产品的性能。另外,设置于显示屏上的电极受到来自显示屏噪声(其为一种共模噪声)的影响,而具有信噪比过低的缺点。因此,习知技术实有改进之必要。In recent years, flexible display panels have become more popular in the market due to their flexibility and making certain operations more convenient. However, the capacitance between the electrode disposed on the flexible display screen and the ground terminal is too large, so that the amount of capacitance change caused by the touch on the electrode is not significant, and the touch device cannot distinguish whether it is an effective touch, thereby reducing the product. performance. In addition, the electrodes disposed on the display screen are affected by noise from the display screen, which is a common mode noise, and have a disadvantage that the signal to noise ratio is too low. Therefore, the prior art is necessary for improvement.
发明内容Summary of the invention
因此,本发明部分实施例的主要目的即在于提供一种可抵消外部阻抗并消除共模噪声的电容检测电路及电子装置,以改善习知技术的缺点。 Accordingly, a primary object of some embodiments of the present invention is to provide a capacitance detecting circuit and an electronic device that can cancel external impedance and eliminate common mode noise to improve the disadvantages of the prior art.
为了解决上述技术问题,本申请提供了一种电容检测电路,耦接于多个传送电极以及多个接收电极,所述电容检测电路包括一驱动电路,耦接于所述多个传送电极,用来产生一驱动信号至所述多个传送电极,其中所述多个传送电极与所述多个接收电极之间具有多个外部阻抗;一阻抗单元,耦接于所述驱动电路,用来接收所述驱动信号,并产生多个虚拟电极信号,其中所述阻抗单元形成有多个内部阻抗,所述多个虚拟电极信号相关于所述多个内部阻抗;以及多个第一放大器,每一第一放大器具有一第一输入端以及一第二输入端,所述多个第一放大器的所述第一输入端耦接于所述多个接收电极,所述多个第一放大器的所述第二输入端耦接于所述阻抗单元,所述多个第一放大器产生多个第一输出信号;其中,所述多个第一输出信号相关于所述多个传送电极与所述多个接收电极之间多个电容大小。In order to solve the above technical problem, the present application provides a capacitance detecting circuit coupled to a plurality of transmitting electrodes and a plurality of receiving electrodes, the capacitance detecting circuit including a driving circuit coupled to the plurality of transmitting electrodes, Generating a driving signal to the plurality of transmitting electrodes, wherein the plurality of transmitting electrodes and the plurality of receiving electrodes have a plurality of external impedances; an impedance unit coupled to the driving circuit for receiving Driving the signal and generating a plurality of dummy electrode signals, wherein the impedance unit is formed with a plurality of internal impedances, the plurality of virtual electrode signals are related to the plurality of internal impedances; and a plurality of first amplifiers, each The first amplifier has a first input end and a second input end, and the first input end of the plurality of first amplifiers is coupled to the plurality of receiving electrodes, the plurality of first amplifiers The second input end is coupled to the impedance unit, and the plurality of first amplifiers generate a plurality of first output signals; wherein the plurality of first output signals are related to the plurality of transmissions Receiving a plurality of the plurality of the capacitances between the electrodes.
例如,所述阻抗单元包括至少一电容;以及至少一电阻,耦接于所述至少一电容,所述至少一电容与所述至少一电阻形成所述多个内部阻抗。For example, the impedance unit includes at least one capacitor; and at least one resistor coupled to the at least one capacitor, the at least one capacitor and the at least one resistor forming the plurality of internal impedances.
例如,所述阻抗单元还包括一调整单元,耦接于所述至少一电阻,用来调整所述至少一电阻的电阻值,使得所述多个外部阻抗的一外部阻抗与所述多个内部阻抗的一内部阻抗的一阻抗差值小于一特定值。For example, the impedance unit further includes an adjusting unit coupled to the at least one resistor for adjusting a resistance value of the at least one resistor such that an external impedance of the plurality of external impedances and the plurality of internal portions An impedance difference of an internal impedance of the impedance is less than a specific value.
例如,所述特定值为所述外部阻抗的0.4倍。For example, the specific value is 0.4 times the external impedance.
例如,所述调整单元包括一存储单元,所述存储单元储存有多个阻抗调整值,所述调整单元根据所述多个阻抗调整值,调整所述至少一电阻的电阻值。For example, the adjustment unit includes a storage unit, the storage unit stores a plurality of impedance adjustment values, and the adjustment unit adjusts a resistance value of the at least one resistor according to the plurality of impedance adjustment values.
例如,所述电容检测电路另包含一控制逻辑电路,耦接于所述存储单元,所述控制逻辑电路受控于一控制单元,用来输出所述多个阻抗调整值。For example, the capacitance detecting circuit further includes a control logic circuit coupled to the memory unit, and the control logic circuit is controlled by a control unit for outputting the plurality of impedance adjustment values.
例如,所述存储单元为一非易失性存储器(Non-Volatile Memory,NVM)。For example, the storage unit is a Non-Volatile Memory (NVM).
例如,所述存储单元为一易失性存储器(Volatile Memory)。For example, the storage unit is a Volotile Memory.
例如,所述电容检测电路另包含至少一第二放大器,耦接于所述多个第一放大器,用来消除所述多个传送电极所受到的一共模噪声(Common Mode  Noise),以产生至少一第二输出信号;其中,所述至少一第二输出信号相关于所述多个传送电极与所述多个接收电极之间所述多个电容大小。For example, the capacitance detecting circuit further includes at least one second amplifier coupled to the plurality of first amplifiers for canceling a common mode noise received by the plurality of transmitting electrodes (Common Mode) Noise) to generate at least one second output signal; wherein the at least one second output signal is related to the plurality of capacitance sizes between the plurality of transmitting electrodes and the plurality of receiving electrodes.
例如,所述至少一第二放大器为一程控增益放大器(Programmable Gain Amplifier)。For example, the at least one second amplifier is a Programmable Gain Amplifier.
例如,所述电容检测电路另包含一复工器,耦接于所述多个第一放大器与所述至少一第二放大器之间。For example, the capacitance detecting circuit further includes a duplexer coupled between the plurality of first amplifiers and the at least one second amplifier.
例如,所述电容检测电路另包含一控制逻辑电路,耦接于所述复工器,所述控制逻辑电路受控于一控制单元,用来控制所述复工器,以将所述多个第一输出信号中部份第一输出信号传递至所述至少一第二放大器的输入端。For example, the capacitance detecting circuit further includes a control logic circuit coupled to the reworker, the control logic circuit is controlled by a control unit for controlling the reworker to A portion of the first output signal of the output signal is passed to an input of the at least one second amplifier.
例如,所述驱动信号为一交流(Alternating Current,AC)信号。For example, the drive signal is an alternating current (AC) signal.
本申请另提供了一种电子装置,包括多个传送电极;多个接收电极;以及一电容检测电路,耦接于多个传送电极以及多个接收电极,所述电容检测电路包括一驱动电路,耦接于所述多个传送电极,用来产生一驱动信号至所述多个传送电极,其中所述多个传送电极与所述多个接收电极之间具有多个外部阻抗;一阻抗单元,耦接于所述驱动电路,用来接收所述驱动信号,并产生多个虚拟电极信号,其中所述阻抗单元形成有多个内部阻抗,所述多个虚拟电极信号相关于所述多个内部阻抗;以及多个第一放大器,每一第一放大器具有一第一输入端以及一第二输入端,所述多个第一放大器的所述第一输入端耦接于所述多个接收电极,所述多个第一放大器的所述第二输入端耦接于所述阻抗单元,所述多个第一放大器产生多个第一输出信号;其中,所述多个第一输出信号相关于所述多个传送电极与所述多个接收电极之间多个电容大小。The present application further provides an electronic device including a plurality of transmitting electrodes, a plurality of receiving electrodes, and a capacitance detecting circuit coupled to the plurality of transmitting electrodes and the plurality of receiving electrodes, wherein the capacitance detecting circuit includes a driving circuit. The plurality of transmitting electrodes are coupled to the plurality of transmitting electrodes for generating a driving signal to the plurality of transmitting electrodes, wherein the plurality of transmitting electrodes and the plurality of receiving electrodes have a plurality of external impedances; an impedance unit, And coupled to the driving circuit, configured to receive the driving signal, and generate a plurality of virtual electrode signals, wherein the impedance unit is formed with a plurality of internal impedances, and the plurality of virtual electrode signals are related to the plurality of internal electrodes And a plurality of first amplifiers, each of the first amplifiers having a first input end and a second input end, the first input end of the plurality of first amplifiers being coupled to the plurality of receiving electrodes The second input end of the plurality of first amplifiers is coupled to the impedance unit, and the plurality of first amplifiers generate a plurality of first output signals; wherein the plurality of first Signals associated with the plurality of electrodes between the plurality of transfer electrodes receiving the plurality of capacitor size.
附图说明DRAWINGS
图1为本申请实施例一电子装置的俯视示意图。FIG. 1 is a schematic top view of an electronic device according to an embodiment of the present application.
图2为本申请实施例一电容检测电路的示意图。2 is a schematic diagram of a capacitance detecting circuit according to an embodiment of the present application.
图3为本申请实施例一阻抗单元的示意图。 FIG. 3 is a schematic diagram of an impedance unit according to an embodiment of the present application.
具体实施方式detailed description
为了使本申请的目的、技术方案及优点更加清楚明白,以下结合附图及实施例,对本申请进行进一步详细说明。应当理解,此处所描述的具体实施例仅仅用以解释本申请,并不用于限定本申请。In order to make the objects, technical solutions, and advantages of the present application more comprehensible, the present application will be further described in detail below with reference to the accompanying drawings and embodiments. It is understood that the specific embodiments described herein are merely illustrative of the application and are not intended to be limiting.
请参考图1,图1为本申请实施例一电子装置10的俯视示意图,电子装置10可为智能手机、平板电脑、智能穿戴装置、车载显示装置等可进行触控操作的电子装置。电子装置10包括传送电极(或称为驱动电极,driving electrode)TX_1~TX_N、接收电极RX_1~RX_M、一电容检测电路12、一柔性显示屏(Flexible Display Panel)14、一控制单元16。控制单元16可为一单片机/微控制器(Microcontroller Unit,MCU),柔性显示屏14用来显示电子装置10欲显示的画面,其具有可挠性(Flexibility)。传送电极TX_1~TX_N及接收电极RX_1~RX_M设置于柔性显示屏14之上/之中,电容检测电路12耦接于传送电极TX_1~TX_N及接收电极RX_1~RX_M,用来检测传送电极TX_1~TX_N与接收电极RX_1~RX_M之间多个电容的大小,以判断触控发生的位置。Please refer to FIG. 1. FIG. 1 is a schematic top view of an electronic device 10 according to an embodiment of the present disclosure. The electronic device 10 can be a touch-operated electronic device such as a smart phone, a tablet computer, a smart wearable device, or an in-vehicle display device. The electronic device 10 includes transmission electrodes (or driving electrodes) TX_1 to TX_N, receiving electrodes RX_1 to RX_M, a capacitance detecting circuit 12, a flexible display panel 14, and a control unit 16. The control unit 16 can be a microcontroller/microcontroller unit (MCU). The flexible display 14 is used to display a picture to be displayed by the electronic device 10, which has flexibility. The transmitting electrodes TX_1-TX_N and the receiving electrodes RX_1-RX_M are disposed on/in the flexible display screen 14. The capacitance detecting circuit 12 is coupled to the transmitting electrodes TX_1-TX_N and the receiving electrodes RX_1-RX_M for detecting the transmitting electrodes TX_1-TX_N. The size of the plurality of capacitors between the receiving electrodes RX_1 and RX_M to determine the position at which the touch occurs.
需注意的是,因柔性显示屏14具有可挠性,因此对应于传送电极TX_1~TX_N及接收电极RX_1~RX_M的电容比传统硬屏(Rigid Type Panel)上的电容大(通常比硬屏大将近10倍)。为了解决柔性显示屏14中传送电极TX_1~TX_N及接收电极RX_1~RX_M的电容过大的问题,本申请利用电容检测电路12的阻抗单元来形成传送电极TX_1~TX_N与接收电极RX_1~RX_M之间的多个内部阻抗,来抵消传送电极TX_1~TX_N与接收电极RX_1~RX_M之间的多个外部阻抗,其中多个外部阻抗中包含传送电极TX_1~TX_N及接收电极RX_1~RX_M相对于一接地端的电容。It should be noted that since the flexible display 14 has flexibility, the capacitances corresponding to the transmitting electrodes TX_1 to TX_N and the receiving electrodes RX_1 to RX_M are larger than those of the conventional Rigid Type Panel (usually larger than the hard screen). Nearly 10 times). In order to solve the problem that the capacitances of the transmitting electrodes TX_1-TX_N and the receiving electrodes RX_1-RX_M in the flexible display screen 14 are excessively large, the present application uses the impedance unit of the capacitance detecting circuit 12 to form between the transmitting electrodes TX_1-TX_N and the receiving electrodes RX_1-RX_M. a plurality of internal impedances for canceling a plurality of external impedances between the transmitting electrodes TX_1-TX_N and the receiving electrodes RX_1-RX_M, wherein the plurality of external impedances include the transmitting electrodes TX_1-TX_N and the receiving electrodes RX_1-RX_M with respect to a ground terminal capacitance.
具体来说,请参考图2,图2为本申请实施例电容检测电路12的功能方块示意图,电容检测电路12包括一驱动电路120、一阻抗单元122、一复工器124、一逻辑控制电路(Logic Control Circuit)126、一前端(Front End)电路128、一判断电路130以及放大器Amp以及前置放大器Amp_pre_1~Amp_pre_M。 逻辑控制电路126耦接于阻抗单元122以及复工器124,用来根据控制单元16的指示控制阻抗单元122以及复工器124。驱动电路120(通过复工器124)耦接于传送电极TX_1~TX_N,用来产生驱动信号tx1~txN至传送电极TX_1~TX_N,驱动信号tx1~txN可为具有相同波形的交流(Alternating Current,AC)信号,其可为方波、三角波、正弦波、梯形波等交流信号。传送电极TX_1~TX_N与接收电极RX_1~RX_M之间形成有多个外部阻抗Z_ex(形成于电容检测电路12以外的阻抗,为了方便说明,图2仅绘示传送电极TX_j与接收电极RX_i之间的外部阻抗Z_ij_ex),接收电极RX_1~RX_M上载有电极信号rx1~rxM,电极信号rx1~rxM相关于多个外部阻抗Z_ex。阻抗单元122耦接于驱动电路120,用来根据驱动信号tx1~txN,产生多个虚拟电极信号rx1’~rxM’,另外,阻抗单元122可形成多个内部阻抗,在这里,内部阻抗指的是形成于电容检测电路12之内的阻抗,而虚拟电极信号rx1’~rxM’相关于多个内部阻抗。前置放大器Amp_pre_1~Amp_pre_M皆具有一第一输入端以及一第二输入端,前置放大器Amp_pre_1~Amp_pre_M的第一输入端耦接于接收电极RX_1~RX_M,以接收电极信号rx1~rxM,前置放大器Amp_pre_1~Amp_pre_M的第二输入端耦接于阻抗单元122,以接收虚拟电极信号rx1’~rxM’。前置放大器Amp_pre_1~Amp_pre_M可为差分大器(Differential Amplifier),其用来分别将电极信号rx1~rxM与虚拟电极信号rx1’~rxM’相减,以产生输出信号Vo_pre_1~Vo_pre_M,换句话说,输出信号Vo_pre_m相关于(正比于)电极信号rxm与虚拟电极信号rxm’的一差值,即,输出信号Vo_pre_m可表示为Vo_pre_m=Av(rxm-rxm’)+n,其中Av代表前置放大器Amp_pre_m的一增益,n代表噪声,其可包含/代表接收电极RX_m所受到的一共模噪声(Common Mode Noise)。输出信号Vo_pre_1~Vo_pre_M即相关于传送电极TX_1~TX_N与接收电极RX_1~RX_M之间多个电容的大小。Specifically, please refer to FIG. 2. FIG. 2 is a schematic functional block diagram of a capacitance detecting circuit 12 according to an embodiment of the present disclosure. The capacitor detecting circuit 12 includes a driving circuit 120, an impedance unit 122, a reworker 124, and a logic control circuit. Logic Control Circuit 126, a front end circuit 128, a determination circuit 130, and an amplifier Amp and preamplifiers Amp_pre_1 to Amp_pre_M. The logic control circuit 126 is coupled to the impedance unit 122 and the duplexer 124 for controlling the impedance unit 122 and the duplexer 124 according to the indication of the control unit 16. The driving circuit 120 (via the duplexer 124) is coupled to the transmitting electrodes TX_1-TX_N for generating the driving signals tx1 to txN to the transmitting electrodes TX_1-TX_N, and the driving signals tx1-txN may be alternating currents (AC) having the same waveform. The signal may be an alternating current signal such as a square wave, a triangular wave, a sine wave, or a trapezoidal wave. A plurality of external impedances Z_ex (impedances formed outside the capacitance detecting circuit 12) are formed between the transmitting electrodes TX_1 to TX_N and the receiving electrodes RX_1 to RX_M. For convenience of explanation, FIG. 2 only shows between the transmitting electrode TX_j and the receiving electrode RX_i. The external impedance Z_ij_ex), the receiving electrodes RX_1 to RX_M carry the electrode signals rx1 to rxM, and the electrode signals rx1 to rxM are related to the plurality of external impedances Z_ex. The impedance unit 122 is coupled to the driving circuit 120 for generating a plurality of virtual electrode signals rx1' to rxM' according to the driving signals tx1 to txN. In addition, the impedance unit 122 can form a plurality of internal impedances, where the internal impedance refers to It is an impedance formed within the capacitance detecting circuit 12, and the virtual electrode signals rx1' to rxM' are related to a plurality of internal impedances. Each of the preamplifiers Amp_pre_1 to Amp_pre_M has a first input terminal and a second input terminal. The first input terminals of the preamplifiers Amp_pre_1 to Amp_pre_M are coupled to the receiving electrodes RX_1 RXX_M to receive the electrode signals rx1 r rxM. The second input ends of the amplifiers Amp_pre_1 ~Amp_pre_M are coupled to the impedance unit 122 to receive the virtual electrode signals rx1 ′ rxm′. The preamplifiers Amp_pre_1 to Amp_pre_M may be differential amplifiers for subtracting the electrode signals rx1 to rxM from the virtual electrode signals rx1' to rxM', respectively, to generate output signals Vo_pre_1 to Vo_pre_M, in other words, The output signal Vo_pre_m is related to (proportional to) a difference between the electrode signal rxm and the virtual electrode signal rxm', that is, the output signal Vo_pre_m can be expressed as Vo_pre_m=Av(rxm-rxm')+n, where Av represents the preamplifier Amp_pre_m A gain, n represents noise, which may include/represent a common mode noise (Common Mode Noise) received by the receiving electrode RX_m. The output signals Vo_pre_1 to Vo_pre_M are related to the magnitudes of the plurality of capacitances between the transmission electrodes TX_1 to TX_N and the reception electrodes RX_1 to RX_M.
详细来说,阻抗单元122可形成多个内部阻抗,来抵消传送电极TX_1~TX_N与接收电极RX_1~RX_M之间的多个外部阻抗。举例来说(以传送电极 TX_j与接收电极RX_i之间的外部阻抗Z_ij_ex为例),由于传送电极TX_j接收驱动信号txj,因此于接收电极RX_i的电极信号rxi相关于txj*Z_ij_ex(为了方便说明,后续说明中将电极信号rxi简化表示为rxi=txj*Z_ij_ex)。在此情形下,阻抗单元122可于电容检测电路12内部形成一内部阻抗Z_ij_in,并根据驱动信号txj产生虚拟电极信号rxi’(其中虚拟电极信号rxi’可简化表示为rxi=txj*Z_ij_in),前置放大器Amp_pre_m即可将电极信号rxi与虚拟电极信号rxi’相减,以产生输出信号Vo_pre_m,此时输出信号Vo_pre_m可表示为Vo_pre_m=Av*txj*(Z_ij_ex-Z_ij_in)。需注意的是,对前置放大器Amp_pre_m输出端来说,等效于传送电极TX_j与接收电极RX_i之间的阻抗仅为(Z_ij_ex-Z_ij_in),换句话说,当真实的外部阻抗Z_ij_ex很大时,可利用阻抗单元122来形成内部阻抗Z_ij_in,来抵消真实的外部阻抗Z_ij_ex,使得于前置放大器Amp_pre_m输出端(及其后端电路)所看到的阻抗仅为(Z_ij_ex-Z_ij_in)。在一实施例中,外部阻抗Z_ij_ex与内部阻抗Z_ij_in的一差值小于外部阻抗Z_ij_ex的0.4倍,即Z_ij_ex-Z_ij_in<0.4*Z_ij_ex。当然,这个倍数关系仅作为示意,还可以设置为其他的值。另外,外部阻抗Z_ij_ex的等效电路如图2所示,外部阻抗Z_ij_ex包括电容Cij、Cdg、Csg以及电阻Rd、Rs,其中电容Cij代表传送电极TX_j与接收电极RX_i之间的相互电容(Mutual Capacitance),电容Cdg代表传送电极TX_j对接地端的电容,电容Csg接收电极RX_i对接地端的电容,电阻Rd代表对应于传送电极TX_j的等效电阻,电阻Rs代表对应于接收电极RX_i的等效电阻。In detail, the impedance unit 122 may form a plurality of internal impedances to cancel a plurality of external impedances between the transmitting electrodes TX_1 to TX_N and the receiving electrodes RX_1 to RX_M. For example (transfer electrode The external impedance Z_ij_ex between the TX_j and the receiving electrode RX_i is taken as an example. Since the transmitting electrode TX_j receives the driving signal txj, the electrode signal rxi at the receiving electrode RX_i is related to txj*Z_ij_ex (for convenience of explanation, the electrode signal rxi will be described in the following description. The simplified representation is rxi=txj*Z_ij_ex). In this case, the impedance unit 122 can form an internal impedance Z_ij_in inside the capacitance detecting circuit 12, and generate a virtual electrode signal rxi' according to the driving signal txj (where the virtual electrode signal rxi' can be simplified as rxi=txj*Z_ij_in), The preamplifier Amp_pre_m can subtract the electrode signal rxi from the virtual electrode signal rxi' to generate the output signal Vo_pre_m, and the output signal Vo_pre_m can be expressed as Vo_pre_m=Av*txj*(Z_ij_ex-Z_ij_in). It should be noted that for the output of the preamplifier Amp_pre_m, the impedance equivalent to the transfer electrode TX_j and the receive electrode RX_i is only (Z_ij_ex-Z_ij_in), in other words, when the true external impedance Z_ij_ex is large. The impedance unit 122 can be utilized to form the internal impedance Z_ij_in to cancel the true external impedance Z_ij_ex such that the impedance seen at the output of the preamplifier Amp_pre_m (and its back end circuit) is only (Z_ij_ex-Z_ij_in). In an embodiment, a difference between the external impedance Z_ij_ex and the internal impedance Z_ij_in is less than 0.4 times the external impedance Z_ij_ex, ie Z_ij_ex-Z_ij_in<0.4*Z_ij_ex. Of course, this multiple relationship is only for illustration, and can be set to other values. In addition, the equivalent circuit of the external impedance Z_ij_ex is as shown in FIG. 2. The external impedance Z_ij_ex includes capacitors Cij, Cdg, Csg and resistors Rd, Rs, wherein the capacitance Cij represents the mutual capacitance between the transmitting electrode TX_j and the receiving electrode RX_i (Mutual Capacitance) The capacitor Cdg represents the capacitance of the transmitting electrode TX_j to the ground, the capacitor Csg receives the capacitance of the electrode RX_i to the ground, the resistor Rd represents the equivalent resistance corresponding to the transmitting electrode TX_j, and the resistor Rs represents the equivalent resistance corresponding to the receiving electrode RX_i.
请参考图3,图3为本申请实施例阻抗单元122的示意图。于图3的实施例中,阻抗单元122可形成内部阻抗Z_ij_in,为了形成内部阻抗Z_ij_in,阻抗单元122可包括电容Cij’、Cdg’、Csg’、电阻Rd’、Rs’以及一调整单元30,调整单元30可耦接于电阻Rd’、Rs’,用来调整(Trimming)电阻Rd’、Rs’的电阻值,使得阻抗单元122所形成的内部阻抗Z_ij_in满足Z_ij_ex-Z_ij_in<0.4*Z_ij_ex或者其他关系。另外,调整单元30包括一存储单元32,存 储单元32中储存有对应于电阻Rd’、Rs’的阻抗调整值,调整单元30可根据阻抗调整值,调整电阻Rd’、Rs’的电阻值。在一具体实施例中,存储单元32可为一非易失性存储器(Non-Volatile Memory,NVM),其可为电可擦可编程只读存储器(Electrically Erasable Programmable Read Only Memory,EEPROM)、快闪存储器(Flash Memory)、一次性可编程可擦除可编程只读存储器(One-Time Programmable Erasable Programmable Read Only Memory,OTP-EPROM)或是电子熔丝存储器(e-fuse),换句话说,阻抗调整值可事先(通过逻辑控制电路126)存储于存储单元32中,以调整内部阻抗Z_ij_in中的电阻Rd’、Rs’。另外,在另一实施例中,存储单元32可为一易失性存储器(Volatile Memory),其可为同步动态随机存取存储器(Synchronous Dynamic Random-Access Memory,SDRAM),阻抗调整值可由控制单元16产生并通过逻辑控制电路126而存储于存储单元32中,以调整内部阻抗Z_ij_in中的电阻Rd’、Rs’。Please refer to FIG. 3. FIG. 3 is a schematic diagram of an impedance unit 122 according to an embodiment of the present application. In the embodiment of FIG. 3, the impedance unit 122 can form an internal impedance Z_ij_in. To form the internal impedance Z_ij_in, the impedance unit 122 can include capacitors Cij', Cdg', Csg', resistors Rd', Rs', and an adjustment unit 30, The adjusting unit 30 can be coupled to the resistors Rd', Rs' for adjusting the resistance values of the resistors Rd', Rs' such that the internal impedance Z_ij_in formed by the impedance unit 122 satisfies Z_ij_ex-Z_ij_in<0.4*Z_ij_ex or other relationship. In addition, the adjustment unit 30 includes a storage unit 32, which stores The storage unit 32 stores impedance adjustment values corresponding to the resistors Rd' and Rs', and the adjustment unit 30 adjusts the resistance values of the resistors Rd' and Rs' based on the impedance adjustment value. In a specific embodiment, the storage unit 32 can be a Non-Volatile Memory (NVM), which can be an electrically erasable programmable read only memory (EEPROM), fast. Flash Memory, One-Time Programmable Erasable Programmable Read Only Memory (OTP-EPROM) or electronic fuse memory (e-fuse), in other words, The impedance adjustment value may be stored in the memory unit 32 in advance (via the logic control circuit 126) to adjust the resistances Rd', Rs' in the internal impedance Z_ij_in. In addition, in another embodiment, the storage unit 32 can be a volatile memory (Volatile Memory), which can be a Synchronous Dynamic Random Access Memory (SDRAM), and the impedance adjustment value can be controlled by the control unit. 16 is generated and stored in the memory unit 32 by the logic control circuit 126 to adjust the resistors Rd', Rs' in the internal impedance Z_ij_in.
另外,请再参考图2,前端电路128可包含一抗混叠滤波器(Anti-Alias Filter,AAF)、一带通滤波器(Bandpass Filter,BPF)以及一模数转换器(Analog-to-Digital Converter,ADC),判断电路130可根据模数转换器的输出信号,判断传送电极TX_1~TX_N与接收电极RX_1~RX_M之间多个电容大小,以判断触控发生的位置。另外,放大器Amp可为一程控增益放大器(Programmable Gain Amplifier,PGA),放大器Amp可用来消除接收电极RX_1~RX_M所受到的共模噪声,其中共模噪声可来自柔性显示屏14的显示屏噪声(如LCD噪声)。详细来说,放大器Amp通过复工器124耦接于前置放大器Amp_pre_1~Amp_pre_M,复工器124可将输出信号Vo_pre_1~Vo_pre_M中K个输出信号传递至放大器Amp,以消除接收电极RX_1~RX_M所受到的共模噪声,其中K可为2的倍数。更进一步地,复工器124可受控于逻辑控制电路126(而逻辑控制电路126可受控于控制单元16),而选择其通道特性/噪声特性相近的K个输出信号,并将此K个输出信号传递至放大器Amp。如此一来,不但可放大输出信号Vo_pre_1~Vo_pre_M中相关于触控的 信号量,更可有效消除共模噪声,使得放大器Amp内的运算放大器不会因噪声而导致于进入饱和(Saturated)状态,同时充分利用模数转换器的一动态范围(Dynamic Range),并提升信噪比(Signal-to-Noise Ratio,SNR)。In addition, referring to FIG. 2, the front end circuit 128 may include an anti-alias filter (AAF), a band pass filter (BPF), and an analog-to-digital converter (Analog-to-Digital). The converter circuit (ADC) determines the size of the plurality of capacitors between the transmitting electrodes TX_1 to TX_N and the receiving electrodes RX_1 to RX_M according to the output signal of the analog-to-digital converter to determine the position at which the touch occurs. In addition, the amplifier Amp can be a Programmable Gain Amplifier (PGA), and the amplifier Amp can be used to eliminate the common mode noise received by the receiving electrodes RX_1~RX_M, wherein the common mode noise can come from the display noise of the flexible display screen 14 ( Such as LCD noise). In detail, the amplifier Amp is coupled to the preamplifiers Amp_pre_1 to Amp_pre_M through the duplexer 124, and the duplexer 124 can transmit the K output signals of the output signals Vo_pre_1 to Vo_pre_M to the amplifier Amp to eliminate the receiving electrodes RX_1 to RX_M. Common mode noise, where K can be a multiple of two. Further, the duplexer 124 can be controlled by the logic control circuit 126 (and the logic control circuit 126 can be controlled by the control unit 16), and K output signals whose channel characteristics/noise characteristics are similar, and K The output signal is passed to the amplifier Amp. In this way, not only can the amplification of the output signals Vo_pre_1~Vo_pre_M be related to the touch The semaphore can effectively eliminate the common mode noise, so that the operational amplifier in the amplifier Amp does not enter the saturated state due to noise, and fully utilizes a dynamic range of the analog-to-digital converter and improves Signal-to-Noise Ratio (SNR).
需注意的是,前述实施例用以说明本申请之概念,本领域具通常知识者当可据以做不同之修饰,而不限于此。举例来说,电容检测电路不限包含仅一个程控增益放大器,本申请的电容检测电路可包含多个程控增益放大器,只要其输入端(通过复工器)耦接于前置放大器的输出端,以平行处理(Parallel Processing)的方式消除共模噪声,亦满足本申请的要求而属于本申请的范畴。It should be noted that the foregoing embodiments are used to explain the concept of the present application, and those skilled in the art can make various modifications, and are not limited thereto. For example, the capacitance detecting circuit is not limited to include only one programmable gain amplifier. The capacitance detecting circuit of the present application may include a plurality of programmable gain amplifiers, as long as the input end (through the duplexer) is coupled to the output of the preamplifier, The Parallel Processing method eliminates common mode noise and also satisfies the requirements of the present application and falls within the scope of the present application.
综上所述,本申请利用阻抗单元,以形成多个内部阻抗,并利用前置放大器,以抵消传送电极与接收电极之间真实的多个外部阻抗。另外,本申请利用复工器(及逻辑控制电路),选择信道特性/噪声特性相近的输出信号,并利用程控增益放大器来消除共模噪声并放大触控信号,以提升信噪比。In summary, the present application utilizes an impedance unit to form a plurality of internal impedances and utilizes a preamplifier to cancel a true plurality of external impedances between the transmitting and receiving electrodes. In addition, the present application utilizes a duplexer (and logic control circuit) to select an output signal with similar channel characteristics/noise characteristics, and uses a programmable gain amplifier to eliminate common mode noise and amplify the touch signal to improve the signal to noise ratio.
以上所述仅为本申请的部分实施例而已,并不用以限制本发明,凡在本发明的精神和原则之内所作的任何修改、等同替换和改进等,均应包含在本发明的保护范围之内。 The above description is only a part of the embodiments of the present application, and is not intended to limit the present invention. Any modifications, equivalent substitutions and improvements made within the spirit and principles of the present invention should be included in the scope of the present invention. within.

Claims (14)

  1. 一种电容检测电路,耦接于多个传送电极以及多个接收电极,其中,所述电容检测电路包括:A capacitance detecting circuit is coupled to the plurality of transmitting electrodes and the plurality of receiving electrodes, wherein the capacitance detecting circuit comprises:
    一驱动电路,耦接于所述多个传送电极,用来产生一驱动信号至所述多个传送电极,其中所述多个传送电极与所述多个接收电极之间具有多个外部阻抗;a driving circuit coupled to the plurality of transmitting electrodes for generating a driving signal to the plurality of transmitting electrodes, wherein the plurality of transmitting electrodes and the plurality of receiving electrodes have a plurality of external impedances;
    一阻抗单元,耦接于所述驱动电路,用来接收所述驱动信号,并产生多个虚拟电极信号,其中所述阻抗单元形成有多个内部阻抗,所述多个虚拟电极信号相关于所述多个内部阻抗;以及An impedance unit coupled to the driving circuit for receiving the driving signal and generating a plurality of virtual electrode signals, wherein the impedance unit is formed with a plurality of internal impedances, and the plurality of virtual electrode signals are related to Describe a plurality of internal impedances;
    多个第一放大器,每一第一放大器具有一第一输入端以及一第二输入端,所述多个第一放大器的所述第一输入端耦接于所述多个接收电极,所述多个第一放大器的所述第二输入端耦接于所述阻抗单元,所述多个第一放大器产生多个第一输出信号;a plurality of first amplifiers, each of the first amplifiers having a first input end and a second input end, the first input end of the plurality of first amplifiers being coupled to the plurality of receiving electrodes, The second input end of the plurality of first amplifiers is coupled to the impedance unit, and the plurality of first amplifiers generate a plurality of first output signals;
    其中,所述多个第一输出信号相关于所述多个传送电极与所述多个接收电极之间多个电容大小。The plurality of first output signals are related to a plurality of capacitance sizes between the plurality of transmitting electrodes and the plurality of receiving electrodes.
  2. 如权利要求1所述的电容检测电路,其中,所述阻抗单元包括:The capacitance detecting circuit according to claim 1, wherein said impedance unit comprises:
    至少一电容;以及At least one capacitor;
    至少一电阻,耦接于所述至少一电容,所述至少一电容与所述至少一电阻形成所述多个内部阻抗。The at least one resistor is coupled to the at least one capacitor, and the at least one capacitor forms the plurality of internal impedances with the at least one resistor.
  3. 如权利要求2所述的电容检测电路,其中,所述阻抗单元还包括:The capacitance detecting circuit of claim 2, wherein the impedance unit further comprises:
    一调整单元,耦接于所述至少一电阻,用来调整所述至少一电阻的电阻值,使得所述多个外部阻抗的一外部阻抗与所述多个内部阻抗的一内部阻抗的一阻抗差值小于一特定值。An adjustment unit coupled to the at least one resistor for adjusting a resistance value of the at least one resistor such that an external impedance of the plurality of external impedances and an impedance of an internal impedance of the plurality of internal impedances The difference is less than a specific value.
  4. 如权利要求3所述的电容检测电路,其中,所述特定值为所述外部阻抗的0.4倍。 The capacitance detecting circuit according to claim 3, wherein said specific value is 0.4 times said external impedance.
  5. 如权利要求3所述的电容检测电路,其中,所述调整单元包括一存储单元,所述存储单元储存有多个阻抗调整值,所述调整单元根据所述多个阻抗调整值,调整所述至少一电阻的电阻值。The capacitance detecting circuit according to claim 3, wherein said adjusting unit comprises a storage unit, said storage unit stores a plurality of impedance adjustment values, said adjusting unit adjusting said said plurality of impedance adjustment values The resistance value of at least one resistor.
  6. 如权利要求5所述的电容检测电路,其中,另包含一控制逻辑电路,耦接于所述存储单元,所述控制逻辑电路受控于一控制单元,用来输出所述多个阻抗调整值。The capacitance detecting circuit of claim 5, further comprising a control logic circuit coupled to said memory unit, said control logic circuit being controlled by a control unit for outputting said plurality of impedance adjustment values .
  7. 如权利要求5所述的电容检测电路,其中,所述存储单元为一非易失性存储器。The capacitance detecting circuit according to claim 5, wherein said memory unit is a nonvolatile memory.
  8. 如权利要求5所述的电容检测电路,其中,所述存储单元为一易失性存储器。The capacitance detecting circuit according to claim 5, wherein said memory unit is a volatile memory.
  9. 如权利要求1所述的电容检测电路,其中,另包含:The capacitance detecting circuit of claim 1 further comprising:
    至少一第二放大器,耦接于所述多个第一放大器,用来消除所述多个传送电极所受到的一共模噪声,以产生至少一第二输出信号;The at least one second amplifier is coupled to the plurality of first amplifiers for canceling a common mode noise received by the plurality of transmitting electrodes to generate at least one second output signal;
    其中,所述至少一第二输出信号相关于所述多个传送电极与所述多个接收电极之间所述多个电容大小。The at least one second output signal is related to the plurality of capacitor sizes between the plurality of transmitting electrodes and the plurality of receiving electrodes.
  10. 如权利要求9所述的电容检测电路,其中,所述至少一第二放大器为一程控增益放大器。The capacitance detecting circuit of claim 9, wherein said at least one second amplifier is a programmable gain amplifier.
  11. 如权利要求9所述的电容检测电路,其中,另包含:The capacitance detecting circuit according to claim 9, wherein the method further comprises:
    一复工器,耦接于所述多个第一放大器与所述至少一第二放大器之间。A duplexer coupled between the plurality of first amplifiers and the at least one second amplifier.
  12. 如权利要求11所述的电容检测电路,其中,另包含:The capacitance detecting circuit according to claim 11, wherein the method further comprises:
    一控制逻辑电路,耦接于所述复工器,所述控制逻辑电路受控于一控制单元,用来控制所述复工器,以将所述多个第一输出信号中部份第一输出信号传递至所述至少一第二放大器的输入端。a control logic circuit coupled to the reworker, the control logic circuit being controlled by a control unit for controlling the reworker to convert a portion of the first output signals of the plurality of first output signals Passed to the input of the at least one second amplifier.
  13. 如权利要求1所述的电容检测电路,其中,所述驱动信号为一交流信号。The capacitance detecting circuit according to claim 1, wherein said driving signal is an alternating current signal.
  14. 一种电子装置,其中,包括 An electronic device, including
    多个传送电极;Multiple transfer electrodes;
    多个接收电极;以及Multiple receiving electrodes;
    一电容检测电路,所述电容检测电路为权利要求1-13中任意一项所述的电容检测电路。 A capacitance detecting circuit, the capacitance detecting circuit being the capacitance detecting circuit according to any one of claims 1-13.
PCT/CN2017/070492 2017-01-06 2017-01-06 Capacitance measurement circuit and electronic device WO2018126459A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201780000370.7A CN109496290A (en) 2017-01-06 2017-01-06 Capacitive detection circuit and electronic device
PCT/CN2017/070492 WO2018126459A1 (en) 2017-01-06 2017-01-06 Capacitance measurement circuit and electronic device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2017/070492 WO2018126459A1 (en) 2017-01-06 2017-01-06 Capacitance measurement circuit and electronic device

Publications (1)

Publication Number Publication Date
WO2018126459A1 true WO2018126459A1 (en) 2018-07-12

Family

ID=62788920

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2017/070492 WO2018126459A1 (en) 2017-01-06 2017-01-06 Capacitance measurement circuit and electronic device

Country Status (2)

Country Link
CN (1) CN109496290A (en)
WO (1) WO2018126459A1 (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102681743A (en) * 2011-01-31 2012-09-19 发明元素股份有限公司 Micro impedance change detection device
CN103049158A (en) * 2012-12-31 2013-04-17 深圳市汇顶科技股份有限公司 Touch detection method and touch detection system of capacitive touch screen
CN103150055A (en) * 2013-02-07 2013-06-12 友达光电股份有限公司 Touch control chip and touch control device adopting same
CN104238846A (en) * 2013-06-20 2014-12-24 财团法人工业技术研究院 Touch device and sensing compensation method

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8279180B2 (en) * 2006-05-02 2012-10-02 Apple Inc. Multipoint touch surface controller
TWI447625B (en) * 2009-09-14 2014-08-01 Au Optronics Corp Capacitive touch detection system and detection signal receiving and waveform shaping module

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102681743A (en) * 2011-01-31 2012-09-19 发明元素股份有限公司 Micro impedance change detection device
CN103049158A (en) * 2012-12-31 2013-04-17 深圳市汇顶科技股份有限公司 Touch detection method and touch detection system of capacitive touch screen
CN103150055A (en) * 2013-02-07 2013-06-12 友达光电股份有限公司 Touch control chip and touch control device adopting same
CN104238846A (en) * 2013-06-20 2014-12-24 财团法人工业技术研究院 Touch device and sensing compensation method

Also Published As

Publication number Publication date
CN109496290A (en) 2019-03-19

Similar Documents

Publication Publication Date Title
TWI499959B (en) Touch ic and touch apparatus using the same touch ic
US10386968B2 (en) Method and apparatus for active ultrasonic touch devices
US8841927B2 (en) Touch sensing circuit
US9727179B2 (en) Touch apparatus and touch sensing method thereof
US8654098B2 (en) Capacitive touch screen controller implementing a sensing method for improved noise immunity
WO2020210951A1 (en) Electrical capacitance detection method for touch display panel, electrical capacitance detection circuit for touch display panel, and touch display panel
US20190079124A1 (en) Capacitance detection circuit, capacitance detection method, touch detection apparatus, and terminal device
US10248247B2 (en) Tethered stylus, touch sensitive electronic device and system and method thereof
WO2021189443A1 (en) Capacitance detection circuit, touch chip, touch detection apparatus, and electronic device
EP3122069B1 (en) Method and electronic device for controlling output depending on type of external output device
US20140375593A1 (en) Capacitive Touch Sensor Control Unit With Automatic Gain Control
US11099092B2 (en) Pressure detection chip and method for detection pressure
TW201516772A (en) Touch-sensitive device and a driving method of driving the same
WO2021147007A1 (en) Capacitance detection circuit, touch-control chip, and electronic device
WO2018126459A1 (en) Capacitance measurement circuit and electronic device
US20200145756A1 (en) Headset
TW201530419A (en) System and method for controlling touching panel
US7834638B2 (en) Differential transmission circuit, disk array apparatus, and output signal setting method
US9886130B2 (en) Touch sensing device
US11216113B2 (en) Touch circuit
TW201706814A (en) Touch detection method and capacitive sensing device
TW201504861A (en) Touch pen
TW201843575A (en) Induction quantity compensation method of the touch sensor and the touch panel thereof
WO2022109957A1 (en) Self-capacitance detection circuit, touch chip, and electronic device
CN109923505A (en) Interference for touch system reduces circuit

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 17890459

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 17890459

Country of ref document: EP

Kind code of ref document: A1