WO2016109958A1 - Method for doping finfet - Google Patents

Method for doping finfet Download PDF

Info

Publication number
WO2016109958A1
WO2016109958A1 PCT/CN2015/070309 CN2015070309W WO2016109958A1 WO 2016109958 A1 WO2016109958 A1 WO 2016109958A1 CN 2015070309 W CN2015070309 W CN 2015070309W WO 2016109958 A1 WO2016109958 A1 WO 2016109958A1
Authority
WO
WIPO (PCT)
Prior art keywords
doping
sidewall
top surface
doping element
fin
Prior art date
Application number
PCT/CN2015/070309
Other languages
French (fr)
Chinese (zh)
Inventor
洪俊华
吴汉明
陈炯
张劲
Original Assignee
上海凯世通半导体有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 上海凯世通半导体有限公司 filed Critical 上海凯世通半导体有限公司
Priority to KR1020177022036A priority Critical patent/KR101972365B1/en
Priority to CN201580062264.2A priority patent/CN107112239B/en
Priority to PCT/CN2015/070309 priority patent/WO2016109958A1/en
Priority to TW104120710A priority patent/TWI567795B/en
Publication of WO2016109958A1 publication Critical patent/WO2016109958A1/en

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66787Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
    • H01L29/66795Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H01L29/66803Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET with a step of doping the vertical sidewall, e.g. using tilted or multi-angled implants
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/3215Doping the layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/6656Unipolar field-effect transistors with an insulated gate, i.e. MISFET using multiple spacer layers, e.g. multiple sidewall spacers

Definitions

  • the present invention relates to a method of doping a FinFET, and more particularly to a method of doping a FinFET having a self-regulating function.
  • FinFET Fin Field Effect Transistor
  • Fin Fin is a fin, FinFET named according to the shape of the transistor and the fin similarity
  • Channeling has an absolute advantage in suppressing subthreshold currents and gate leakage currents.
  • reference numeral 20 denotes a substrate, such as a silicon substrate
  • reference numeral 22 denotes a shallow channel formed in the substrate 20 or 20.
  • the two Fins shown are indicated by reference numerals 124 and 224 in Fig. 1, respectively.
  • doping needs to be formed in a vertical Fin.
  • Existing doping methods in the industry include growth and ion implantation.
  • the growth method is feasible for P-type doping, but it encounters a dilemma when forming N-type doping.
  • the N-type dopant source is more common in AsH3, and its toxicity is very large. Therefore, it is necessary to form an N-type doping by means of arsenic ion implantation.
  • ion implantation faces three technical problems that need to be solved, namely, uniformity, amorphization and rounding.
  • the direction of ion implantation must be at an angle to the length of Fin.
  • the existing injection method usually adopts two injections, that is, the injection of the right side of Fin is completed according to the direction of the arrow shown in FIG. The injection to the left of Fin is then completed in the direction of the arrow shown in FIG.
  • the top of Fin is subjected to two ion implantations and no With the injection of the projected dose, this results in a severe non-uniformity of the doping amount between the top and side walls of each Fin.
  • the direction of ion implantation in order to form doping on the sidewall of Fin, the direction of ion implantation must be at an angle to the normal direction of the substrate, except for 45°, Fin
  • the doping amount on the top and side walls must be different.
  • the angle of the ion implantation the angle between the injection direction and the substrate normal
  • this non-uniformity is extremely significant, even reaching a ratio of top to side doping dose of 20:1, and optimally, reaching 10:1. That is to say, the doping amount of the top is much larger than that of the sidewall, and this unevenness is extremely disadvantageous for the optimization of device performance.
  • the doping on the two sidewalls of Fin will be uneven, which will affect the performance of the device.
  • the existing implantation method also suffers from the problem of amorphization. Since the energy of implanting ions is high, the depth at which ions are implanted is deep, which causes Fin to be amorphized, and the original single crystal structure is difficult to maintain. The performance of the device is also extremely disadvantageous.
  • the prior art high-energy implantation causes the two corners of Fin to be damaged by ions, and the damaged corners are shown in FIG. This structure is also detrimental to device performance.
  • the technical problem to be solved by the present invention is to overcome the defect that the injection uniformity is poor when the Fin is doped by the ion implantation method in the prior art, and in particular, the unevenness of the top and sidewall of the Fin often exceeds 10:1.
  • a FinFET doping method comprising a substrate and Fins disposed in parallel spaced apart on the substrate, each Fin comprising a top surface, a first sidewall and a second sidewall, wherein the doping method comprises The following steps:
  • T1 forming a doped layer in the top surface of the Fin, the first sidewall and the second sidewall;
  • the doping amount of the top surface is greater than the doping amount of the sidewall, which causes severe unevenness in top and sidewall doping.
  • the implantation process of the substrate element is increased to reduce the concentration of the doping element in the top surface, thereby ensuring uniformity of doping of the top surface and the sidewall.
  • the implantation depth of the substrate element in step T2 coincides with the depth of the doped layer.
  • step T1 further comprises:
  • T12 implanting a doping element into the second sidewall and implanting into the top surface.
  • the doping amount in the top surface is inevitably larger than the doping amount of the sidewall.
  • a process of vertical implantation is added after doping the two sidewalls of the Fin, and the substrate element is implanted into the top, since the implantation direction is along the normal direction of the substrate, The implantation of the substrate elements does not affect the doping on the two sidewalls of Fin, but only affects the doping of the top.
  • the substrate element After the substrate element is implanted, there are two cases: first, after the substrate element is implanted, a part of the doping element in the top is sputtered, thereby reducing the doping amount of the top portion, thereby reducing the doping concentration; Second, after the substrate element is implanted into the top, it is equal to increasing the dose of the substrate, and the concentration of the doping element is lowered. Thereby, it contributes to the uniformity of the top and side walls of the Fin.
  • a doping element is implanted into the first sidewall and implanted into the top surface until the dose of the doping element in the first sidewall reaches self-saturation, and/or, in step T12, the doping is performed.
  • a dopant element is implanted into the second sidewall and implanted into the top surface until a dose of doping element in the second sidewall is self-saturated, wherein self-saturation is an implanted doping element and a sputtered doping element Equal dynamic equilibrium state.
  • a doping element is implanted into the first sidewall and implanted into the top surface until the dose of the doping element in the first sidewall reaches self-saturation, wherein:
  • Part of the doping element is implanted into the first sidewall to form a doped layer
  • the doping element in the doped layer is sputtered and the sputtered doping element is incident on the second sidewall of the adjacent Fin to form on the second sidewall of the adjacent Fin.
  • Sedimentary layer
  • a doping element is implanted into the second sidewall and implanted into the top surface until the dose of the doping element in the second sidewall is saturated, wherein:
  • Part of the doping element is implanted into the second sidewall to form a doped layer
  • the doping element in the doped layer is sputtered and the sputtered doping element is incident on the first sidewall of the adjacent Fin;
  • a portion of the doping element strikes the deposited layer to sputter the doping element in the deposited layer and the sputtered doping element is directed toward the first sidewall of the adjacent Fin.
  • step T1 comprises:
  • Steps TP1 and TP2 are repeatedly performed until the dose of the doping element in the first sidewall and the second sidewall reaches self-saturation, and then step T2 is performed.
  • self-saturation is a dynamic equilibrium state in which the implanted doping element and the sputtered doping element are equal.
  • the doping conditions of the two sidewalls are as follows,
  • Part of the doping element is implanted into the first sidewall to form a doped layer
  • the doping element in the doped layer is sputtered and the sputtered doping element is incident on the second sidewall of the adjacent Fin to form on the second sidewall of the adjacent Fin.
  • Sedimentary layer
  • Part of the doping element is implanted into the second sidewall to form a doped layer
  • the doping element in the doped layer is sputtered and the sputtered doping element is incident on the first sidewall of the adjacent Fin;
  • a portion of the doping element strikes the deposited layer to sputter the doping element in the deposited layer and the sputtered doping element is directed toward the first sidewall of the adjacent Fin.
  • the implantation direction of the doping element is at an angle of 2°-45° to the normal of the substrate, and/or
  • the doping element is arsenic, phosphorus or boron.
  • the substrate element is silicon or germanium.
  • the doping element has an implantation energy of 200 eV - 2 keV.
  • the implantation energy is 1 keV or less, and when the doping element is boron, the implantation energy is less than or equal to 300 eV.
  • the present invention also provides a method of doping a FinFET, the FinFET comprising a substrate and Fin disposed in parallel on the substrate, each Fin comprising a top surface, a first sidewall and a second sidewall, wherein the FinFET is characterized in that
  • the doping method includes the following steps:
  • R1 forming a doped layer in the top surface of the Fin, the first sidewall and the second sidewall;
  • step R1 further comprises:
  • a doping element is implanted into the first sidewall and implanted into the top surface until the dose of the doping element in the first sidewall reaches self-saturation, and/or, in step R12, the doping is performed.
  • a dopant element is implanted into the second sidewall and implanted into the top surface until a dose of doping element in the second sidewall is self-saturated, wherein self-saturation is an implanted doping element and a sputtered doping element Equal dynamic equilibrium state.
  • step R1 comprises:
  • Step RP1 and step RP2 are repeatedly performed until the dose of the doping element in the first sidewall and the second sidewall reaches self-saturation, and then step R2 is performed,
  • self-saturation is a dynamic equilibrium state in which the implanted doping element and the sputtered doping element are equal.
  • the implantation direction of the doping element is at an angle of 2°-45° to the normal of the substrate, and/or
  • the doping element is arsenic, phosphorus or boron.
  • the substrate element is silicon or germanium.
  • the doping element has an implantation energy of 200 eV - 2 keV.
  • the implantation energy is 1 keV or less, and when the doping element is boron, the implantation energy is less than or equal to 300 eV.
  • the doping dose of the sidewall is self-saturated when the doping of the sidewall of the Fin is performed. It is ensured that the doping at each position of each side wall is uniform, and that the doping of the two side walls of each Fin is also uniform.
  • the implantation energy of the doping element is controlled below 2 keV, that is, low energy implantation, the implantation depth of the doping element is shallow, and the damage to Fin is also small, which is favorable for the maintenance of the single crystal structure and improves the circle.
  • the phenomenon of the angle reduces the wear on the Fin.
  • Figure 1 is a schematic diagram of Fin in the prior art.
  • Figure 2 is a schematic view of the injection of a side wall of Fin.
  • Figure 3 is a schematic view of the injection of the other side wall of Fin.
  • Fig. 4 is a schematic view showing the wear of the two end angles of Fin in the prior art.
  • 5 to 7 are schematic views of implantation according to Embodiment 2 of the present invention.
  • Figure 8 is a schematic view showing the injection of Embodiment 4 of the present invention.
  • the FinFET includes a substrate and Fins disposed in parallel on the substrate, and each Fin includes a top surface, a first sidewall, and a second sidewall, and the doping method includes the following steps:
  • T1 forming a doping layer in the top surface, the first sidewall and the second sidewall of the Fin, and the doping layer can be realized by an existing process. Due to the vertical structure of the Fin, the doping layer is doped in the top surface. The concentration is necessarily greater than the doping concentration of the doped layer of the sidewall.
  • T2 injecting silicon element into the top surface of Fin along the normal direction of the substrate to reduce the concentration of doping elements in the top surface.
  • the implantation depth of the silicon element is consistent with the depth of the doped layer, so that the concentration of the doping element in the top surface can be effectively reduced.
  • the structure of the FinFET is the same as that of Embodiment 1.
  • the substrate is denoted by 100 and Fin is denoted by 200.
  • the doping method comprises the following steps:
  • a doping element is implanted into the first sidewall and implanted into the top surface until a dose of doping element in the first sidewall reaches self-saturation, wherein the doped layer of the top surface is represented by 302, The doped layer of the sidewall is indicated at 301.
  • a doping element is implanted into the second sidewall and implanted into the top surface until the dose of the doping element in the second sidewall is self-saturated, and the doping layers of the top surface and the sidewall remain Indicated by 302 and 301.
  • the implantation direction of the doping element must be at an angle to the normal of the substrate, then the top surface is implanted twice, resulting in more doping elements on the top surface.
  • the implantation energy of the doping element is 1 keV.
  • silicon element is implanted into the top surface of Fin along the normal direction of the substrate to reduce the concentration of the doping element in the top surface.
  • the reduction in concentration is achieved by sputtering doping elements and increasing the substrate material.
  • Embodiment 3 The basic principle of Embodiment 3 is the same as that of Embodiment 2, except that:
  • ion implantation of the first sidewall and the second sidewall is sequentially performed multiple times by multiple injections until the dose of the doping element in the two sidewalls reaches Saturated, then perform vertical silicon implants.
  • Embodiment 4 The basic principle of Embodiment 4 is the same as that of Embodiment 2, and the injection of silicon element is added after the implantation of the doping element is completed, the difference being the injection direction, specifically:
  • doping elements are first implanted according to FIGS. 5 and 6 to form doped layers on the top surface and the sidewalls.
  • silicon elements are implanted into the top of Fin in a direction almost parallel to the top surface.
  • the direction parallel to the top surface is The injection direction is at an angle of 2° to the top surface.
  • the implantation of As is performed.
  • the injection direction is 10° from the normal direction of the substrate, the implantation energy is 250 eV, and the initial implantation dose is 7.5e16 cm -2 , but is doped to the first sidewall from saturation.
  • the doping amount in the second sidewall was 2.58e15 cm -2 , and the doping amount at the top was 2.13e16 cm -2 .
  • the ratio of the top surface and the side wall is divided to obtain a uniformity ratio of the top surface and the side wall of about 5:1, which is greatly improved compared to the prior art 10:1. .
  • the implantation of As is performed, the injection direction is 20° with the normal direction of the substrate, the implantation energy is 250 eV, the initial implantation dose is 7.5e16 cm -2 , and the first sidewall and the doping are self-saturated.
  • the doping amount in the two sidewalls was 3.33e15 cm -2 , and the doping amount in the top surface was 1.83e16 cm -2 .
  • the ratio of the top surface and the side wall is divided to obtain a uniformity ratio of the top surface and the side wall of about 3.7:1, which is greatly improved compared to the prior art 10:1. .
  • the implantation of As is performed in the same manner as in the second embodiment, and the silicon element is vertically implanted into the top surface of the Fin along the normal direction of the substrate.
  • the difference from the effect example 2 is that the amount of silicon to be implanted is 1.25e16cm -2, under the influence of sputtering, the final dose of doping: the top surface: 6.7642e15cm -2, side walls: 3.3339e15cm -2.
  • the doping dose ratio of the top and side walls is about 2:1.
  • the doping of Fin is still referred to the effect of Embodiment 2, that is, the implantation of As element until self-saturation, and then different from the above three effect embodiments, the injection of silicon element is not along the normal direction, but is almost along Parallel to the plane of the substrate, in the embodiment of the present invention, the implantation direction of the silicon element is 2° to the plane of the substrate, the energy is 1 keV, and the amount of silicon element is 8e16 cm -2 , in such a nearly parallel substrate At the angle, silicon will hit the top surface of Fin, and some silicon will enter the top surface of Fin. A part of silicon will cause As in Fin to be sputtered, thereby reducing the doping concentration of As in the top surface.
  • the doping doses in the top and side walls are: top surface: 1.2786e16cm -2 , side wall 3.3289e15cm -2 .
  • the ratio of top surface to side wall is 3.84:1.
  • the uniformity of doping on the top and side walls is significantly improved over the prior art.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Thin Film Transistor (AREA)

Abstract

A method for doping a FinFET. The FinFET comprises a substrate (20) and fins (200) arranged in parallel on the substrate at intervals. Each fin comprises a top surface, a first side wall and a second side wall. The doping method comprises the following steps: T1, forming a doping layer on the top surface, the first side wall and the second side wall of each fin; and T2, implanting substrate elements into the top surface of the fin in the normal direction of the substrate (20) to reduce the concentration of doping elements in the top surface. Implantation saturation is realized through long-time ion implantation, and one process of substrate element implantation is added after implantation of the side wall is completed, thereby finally achieving uniform doping of the fin.

Description

FinFET的掺杂方法FinFET doping method 技术领域Technical field
本发明涉及一种FinFET的掺杂方法,特别是涉及一种具有自调节功能的FinFET的掺杂方法。The present invention relates to a method of doping a FinFET, and more particularly to a method of doping a FinFET having a self-regulating function.
背景技术Background technique
随着集成电路从22nm技术节点往更小尺寸发展,制程会采用FinFET(鳍式场效晶体管,Fin是鱼鳍的意思,FinFET命名根据晶体管的形状与鱼鳍的相似性)结构,旨在减少沟道效应,在抑制亚阈值电流和栅漏电流方面有着绝对的优势。随着集成度的提高,FinFET器件取代传统体硅器件将是必然的趋势。As integrated circuits move from smaller 22nm technology nodes to smaller sizes, the process uses FinFET (Fin Field Effect Transistor, Fin is a fin, FinFET named according to the shape of the transistor and the fin similarity) structure, designed to reduce Channeling has an absolute advantage in suppressing subthreshold currents and gate leakage currents. As integration increases, it will be an inevitable trend for FinFET devices to replace traditional bulk silicon devices.
图1示出了FinFET结构的一部分(包括100和200两个单元),附图标记20表示衬底,例如硅衬底,附图标记22表示形成于衬底20中或20上的浅沟道绝缘区域(shallow trench isolation region),图1中分别以附图标记124和224表示所示的两根Fin。1 shows a portion of a FinFET structure (including two cells of 100 and 200), reference numeral 20 denotes a substrate, such as a silicon substrate, and reference numeral 22 denotes a shallow channel formed in the substrate 20 or 20. In the shallow trench isolation region, the two Fins shown are indicated by reference numerals 124 and 224 in Fig. 1, respectively.
在FinFET结构中,需要在竖直的Fin中形成掺杂。业内现有的掺杂方式有生长法和离子注入法。生长法对于P型掺杂来说是可行的,然而在形成N型掺杂时就遭遇了困境。N型掺杂源比较常见的AsH3,其毒性非常大,因此必须采用砷离子注入的方式来形成N型掺杂。但是在实际应用中,离子注入却面临着三个急需解决的技术问题,即均匀度、非晶化和圆角的问题。In a FinFET structure, doping needs to be formed in a vertical Fin. Existing doping methods in the industry include growth and ion implantation. The growth method is feasible for P-type doping, but it encounters a dilemma when forming N-type doping. The N-type dopant source is more common in AsH3, and its toxicity is very large. Therefore, it is necessary to form an N-type doping by means of arsenic ion implantation. However, in practical applications, ion implantation faces three technical problems that need to be solved, namely, uniformity, amorphization and rounding.
1、均匀度(doping conformity)1, uniformity (doping conformity)
由于Fin是竖直结构的,为了在侧壁中形成掺杂,离子注入的方向必须和Fin的长度方向呈一定角度。参考图2和图3,为了使得Fin的侧壁中均实现有效掺杂,现有的注入方式通常是采用两次注入,即先按照图2中所示的箭头方向完成Fin右侧的注入,接着再按照图3中所示的箭头方向完成Fin左侧的注入。在这种带有倾角的注入中,Fin的顶部受到两次离子注入和不 同注入投影剂量,这就造成了每根Fin的顶部和侧壁之间掺杂剂量的严重不均匀。Since Fin is of a vertical structure, in order to form doping in the sidewall, the direction of ion implantation must be at an angle to the length of Fin. Referring to FIG. 2 and FIG. 3, in order to achieve effective doping in the sidewalls of the Fin, the existing injection method usually adopts two injections, that is, the injection of the right side of Fin is completed according to the direction of the arrow shown in FIG. The injection to the left of Fin is then completed in the direction of the arrow shown in FIG. In this implant with an angle of inclination, the top of Fin is subjected to two ion implantations and no With the injection of the projected dose, this results in a severe non-uniformity of the doping amount between the top and side walls of each Fin.
具体来说,依然参考图2或者图3,为了在Fin的侧壁上形成掺杂,离子注入的方向必然是要和衬底的法线方向呈一定角度的,除了45°之外,Fin的顶部和侧壁上的掺杂剂量必然是不同的。随着FinFET结构高宽比(aspect ratio,即Fin的高度和两根Fin之间的距离之比)的增大,离子注入的角度(注入方向和衬底法线的夹角)也就越来越小,那么注入至顶部的离子势必会多于注入侧壁的离子,这就加剧了Fin本身顶部和侧壁掺杂剂量的不均匀。目前,这种不均匀性是极为显著的,甚至达到了顶部和侧壁掺杂剂量之比为20:1,最优的,也要达到10:1。也就是说,顶部的掺杂量要远远大于侧壁,这种不均匀性对于器件性能的优化是极为不利的。Specifically, still referring to FIG. 2 or FIG. 3, in order to form doping on the sidewall of Fin, the direction of ion implantation must be at an angle to the normal direction of the substrate, except for 45°, Fin The doping amount on the top and side walls must be different. As the aspect ratio of the FinFET structure increases, the ratio of the height of the Fin to the distance between the two Fins increases, the angle of the ion implantation (the angle between the injection direction and the substrate normal) increases. The smaller the ion is injected into the top, the more ions will be injected into the sidewall, which exacerbates the unevenness of the top and sidewall doping doses of Fin itself. At present, this non-uniformity is extremely significant, even reaching a ratio of top to side doping dose of 20:1, and optimally, reaching 10:1. That is to say, the doping amount of the top is much larger than that of the sidewall, and this unevenness is extremely disadvantageous for the optimization of device performance.
再者,倘若两次的注入参数不能精确控制保持一致,又会造成Fin两个侧壁上的掺杂不均匀,从而影响到器件的性能。Furthermore, if the two injection parameters are not accurately controlled to be consistent, the doping on the two sidewalls of Fin will be uneven, which will affect the performance of the device.
2、非晶化(Amorphization)2, amorphization (Amorphization)
现有的注入法还遭遇了非晶化的问题,由于注入离子的能量较高,离子被注入的深度就很深,这会使得Fin被非晶化,原本的单晶结构难以保持,这对于器件的性能也是极为不利的。The existing implantation method also suffers from the problem of amorphization. Since the energy of implanting ions is high, the depth at which ions are implanted is deep, which causes Fin to be amorphized, and the original single crystal structure is difficult to maintain. The performance of the device is also extremely disadvantageous.
3、圆角(Corner erosion)3, rounded (Corner erosion)
参考图4,现有技术的高能量注入除了会带来非晶化的问题之外,还会造成Fin的两个角被离子撞击损伤的情况,图4中示出了被损伤后的圆角,这种结构也是不利于器件性能的。Referring to FIG. 4, in addition to the problem of amorphization, the prior art high-energy implantation causes the two corners of Fin to be damaged by ions, and the damaged corners are shown in FIG. This structure is also detrimental to device performance.
发明内容Summary of the invention
本发明要解决的技术问题是为了克服现有技术中采用离子注入法来完成Fin的掺杂时注入均匀性不佳、特别是Fin的顶部和侧壁的不均匀性往往超过10:1的缺陷,提供一种FinFET的掺杂方法,通过较长时间的离子注入实现注入的饱和,并在侧壁完成注入之后增加一道衬底元素(例如硅或锗) 注入的工艺,最终实现Fin的均匀掺杂。The technical problem to be solved by the present invention is to overcome the defect that the injection uniformity is poor when the Fin is doped by the ion implantation method in the prior art, and in particular, the unevenness of the top and sidewall of the Fin often exceeds 10:1. Providing a doping method of FinFET, which achieves saturation of implantation by ion implantation for a long time, and adds a substrate element (such as silicon or germanium) after the sidewall is completed. The process of implantation finally achieves uniform doping of Fin.
本发明是通过下述技术方案来解决上述技术问题的:The present invention solves the above technical problems by the following technical solutions:
一种FinFET的掺杂方法,该FinFET包括衬底和位于衬底上平行间隔设置的Fin,每根Fin包括顶面、第一侧壁和第二侧壁,其特点在于,该掺杂方法包括以下步骤:A FinFET doping method, the FinFET comprising a substrate and Fins disposed in parallel spaced apart on the substrate, each Fin comprising a top surface, a first sidewall and a second sidewall, wherein the doping method comprises The following steps:
T1、在Fin的顶面、第一侧壁和第二侧壁中形成掺杂层;T1, forming a doped layer in the top surface of the Fin, the first sidewall and the second sidewall;
T2、将衬底元素沿着该衬底的法线方向注入至Fin的顶面中以减小顶面中掺杂元素的浓度。T2, implanting a substrate element into the top surface of the Fin along a normal direction of the substrate to reduce the concentration of the doping element in the top surface.
由于Fin的竖直结构,顶面的掺杂剂量会大于侧壁的掺杂剂量,这就造成了顶面和侧壁掺杂严重不均的情况。为此,在完成掺杂层之后,增加衬底元素的注入工艺,来减小顶面中掺杂元素的浓度,从而保证了顶面和侧壁掺杂的均匀性。Due to the vertical structure of Fin, the doping amount of the top surface is greater than the doping amount of the sidewall, which causes severe unevenness in top and sidewall doping. To this end, after the doping layer is completed, the implantation process of the substrate element is increased to reduce the concentration of the doping element in the top surface, thereby ensuring uniformity of doping of the top surface and the sidewall.
优选地,步骤T2中衬底元素的注入深度与掺杂层的深度一致。Preferably, the implantation depth of the substrate element in step T2 coincides with the depth of the doped layer.
优选地,对于每根Fin来说,步骤T1还包括:Preferably, for each Fin, step T1 further comprises:
T11、使掺杂元素注入至该第一侧壁中以及注入至该顶面中,T11, injecting a doping element into the first sidewall and injecting into the top surface,
T12、使掺杂元素注入至该第二侧壁中以及注入至该顶面中。T12, implanting a doping element into the second sidewall and implanting into the top surface.
在该掺杂方法中,完成第一侧壁和第二侧壁的注入掺杂之后,由于顶面受到两次离子注入,顶面中的掺杂剂量势必会大于侧壁的掺杂剂量。为了减少这种不均匀性,在完成Fin的两个侧壁的掺杂之后增加一道垂直注入的工艺,将衬底元素注入至顶部中,由于注入方向沿着该衬底的法线方向,因此衬底元素的注入不会影响Fin的两个侧壁上的掺杂,而仅会影响顶部的掺杂。注入衬底元素之后,有两种情况:其一,衬底元素注入之后将顶部中的掺杂元素溅射掉一部分,由此来减小顶部的掺杂剂量,从而降低了掺杂浓度;其二,衬底元素被注入至顶部中后等于增加衬底的剂量,那么掺杂元素的浓度就降低了。由此,有助于实现Fin的顶部和侧壁的均匀性。In the doping method, after the implantation doping of the first sidewall and the second sidewall is completed, since the top surface is subjected to two ion implantations, the doping amount in the top surface is inevitably larger than the doping amount of the sidewall. In order to reduce this non-uniformity, a process of vertical implantation is added after doping the two sidewalls of the Fin, and the substrate element is implanted into the top, since the implantation direction is along the normal direction of the substrate, The implantation of the substrate elements does not affect the doping on the two sidewalls of Fin, but only affects the doping of the top. After the substrate element is implanted, there are two cases: first, after the substrate element is implanted, a part of the doping element in the top is sputtered, thereby reducing the doping amount of the top portion, thereby reducing the doping concentration; Second, after the substrate element is implanted into the top, it is equal to increasing the dose of the substrate, and the concentration of the doping element is lowered. Thereby, it contributes to the uniformity of the top and side walls of the Fin.
优选地,步骤T11中使掺杂元素注入至该第一侧壁中以及注入至该顶面中直至该第一侧壁中掺杂元素的剂量达到自饱和,和/或,步骤T12中使掺 杂元素注入至该第二侧壁中以及注入至该顶面中直至该第二侧壁中掺杂元素的剂量达到自饱和,其中,自饱和为注入的掺杂元素和溅射出的掺杂元素相等的动态平衡状态。Preferably, in step T11, a doping element is implanted into the first sidewall and implanted into the top surface until the dose of the doping element in the first sidewall reaches self-saturation, and/or, in step T12, the doping is performed. a dopant element is implanted into the second sidewall and implanted into the top surface until a dose of doping element in the second sidewall is self-saturated, wherein self-saturation is an implanted doping element and a sputtered doping element Equal dynamic equilibrium state.
也就是说,对于每根Fin来说两个侧壁的掺杂过程是这样的:That is to say, for each Fin, the doping process of the two sidewalls is like this:
首先,使掺杂元素注入至该第一侧壁中以及注入至该顶面中直至该第一侧壁中掺杂元素的剂量达到自饱和,其中:First, a doping element is implanted into the first sidewall and implanted into the top surface until the dose of the doping element in the first sidewall reaches self-saturation, wherein:
部分掺杂元素被注入至该第一侧壁中以形成掺杂层;Part of the doping element is implanted into the first sidewall to form a doped layer;
部分掺杂元素撞击该掺杂层后溅射出该掺杂层中的掺杂元素并且溅射出的掺杂元素射向相邻Fin的第二侧壁以在相邻Fin的第二侧壁上形成沉积层,After the doping element strikes the doped layer, the doping element in the doped layer is sputtered and the sputtered doping element is incident on the second sidewall of the adjacent Fin to form on the second sidewall of the adjacent Fin. Sedimentary layer,
接着,使掺杂元素注入至该第二侧壁中以及注入至该顶面中直至该第二侧壁中掺杂元素的剂量达到饱和,其中:Then, a doping element is implanted into the second sidewall and implanted into the top surface until the dose of the doping element in the second sidewall is saturated, wherein:
部分掺杂元素被注入至该第二侧壁中以形成掺杂层;Part of the doping element is implanted into the second sidewall to form a doped layer;
部分掺杂元素撞击该掺杂层后溅射出该掺杂层中的掺杂元素并且溅射出的掺杂元素射向相邻Fin的第一侧壁;After the doping element strikes the doped layer, the doping element in the doped layer is sputtered and the sputtered doping element is incident on the first sidewall of the adjacent Fin;
部分掺杂元素撞击该沉积层后溅射出该沉积层中的掺杂元素并且溅射出的掺杂元素射向相邻Fin的第一侧壁。A portion of the doping element strikes the deposited layer to sputter the doping element in the deposited layer and the sputtered doping element is directed toward the first sidewall of the adjacent Fin.
优选地,对于每根Fin来说,步骤T1包括:Preferably, for each Fin, step T1 comprises:
反复执行步骤TP1和步骤TP2直至该第一侧壁和该第二侧壁中的掺杂元素的剂量达到自饱和,之后执行步骤T2,Steps TP1 and TP2 are repeatedly performed until the dose of the doping element in the first sidewall and the second sidewall reaches self-saturation, and then step T2 is performed.
TP1、使掺杂元素注入至该第一侧壁中以及注入至该顶面中;TP1, implanting a doping element into the first sidewall and injecting into the top surface;
TP2、使掺杂元素注入至该第二侧壁中以及注入至该顶面中,TP2, implanting a doping element into the second sidewall and injecting into the top surface,
其中,自饱和为注入的掺杂元素和溅射出的掺杂元素相等的动态平衡状态。Among them, self-saturation is a dynamic equilibrium state in which the implanted doping element and the sputtered doping element are equal.
两个侧壁的掺杂情况具体如下,The doping conditions of the two sidewalls are as follows,
进行第一侧壁的注入时:When injecting the first sidewall:
部分掺杂元素被注入至该第一侧壁中以形成掺杂层; Part of the doping element is implanted into the first sidewall to form a doped layer;
部分掺杂元素撞击该掺杂层后溅射出该掺杂层中的掺杂元素并且溅射出的掺杂元素射向相邻Fin的第二侧壁以在相邻Fin的第二侧壁上形成沉积层,After the doping element strikes the doped layer, the doping element in the doped layer is sputtered and the sputtered doping element is incident on the second sidewall of the adjacent Fin to form on the second sidewall of the adjacent Fin. Sedimentary layer,
进行第二侧壁的注入时:When injecting the second sidewall:
部分掺杂元素被注入至该第二侧壁中以形成掺杂层;Part of the doping element is implanted into the second sidewall to form a doped layer;
部分掺杂元素撞击该掺杂层后溅射出该掺杂层中的掺杂元素并且溅射出的掺杂元素射向相邻Fin的第一侧壁;After the doping element strikes the doped layer, the doping element in the doped layer is sputtered and the sputtered doping element is incident on the first sidewall of the adjacent Fin;
部分掺杂元素撞击该沉积层后溅射出该沉积层中的掺杂元素并且溅射出的掺杂元素射向相邻Fin的第一侧壁。A portion of the doping element strikes the deposited layer to sputter the doping element in the deposited layer and the sputtered doping element is directed toward the first sidewall of the adjacent Fin.
优选地,掺杂元素的注入方向与该衬底的法线所呈夹角为2°-45°,和/或,Preferably, the implantation direction of the doping element is at an angle of 2°-45° to the normal of the substrate, and/or
该掺杂元素为砷、磷或硼。The doping element is arsenic, phosphorus or boron.
优选地,该衬底元素为硅或锗。Preferably, the substrate element is silicon or germanium.
优选地,掺杂元素的注入能量为200eV–2keV。掺杂元素为砷时,注入能量小于等于1keV,掺杂元素为硼时,注入能量小于等于300eV。Preferably, the doping element has an implantation energy of 200 eV - 2 keV. When the doping element is arsenic, the implantation energy is 1 keV or less, and when the doping element is boron, the implantation energy is less than or equal to 300 eV.
本发明还提供一种FinFET的掺杂方法,该FinFET包括衬底和位于衬底上平行间隔设置的Fin,每根Fin包括顶面、第一侧壁和第二侧壁,其特点在于,该掺杂方法包括以下步骤:The present invention also provides a method of doping a FinFET, the FinFET comprising a substrate and Fin disposed in parallel on the substrate, each Fin comprising a top surface, a first sidewall and a second sidewall, wherein the FinFET is characterized in that The doping method includes the following steps:
R1、在Fin的顶面、第一侧壁和第二侧壁中形成掺杂层;R1, forming a doped layer in the top surface of the Fin, the first sidewall and the second sidewall;
R2、将衬底元素沿着几乎平行于该顶面的方向注入至Fin的顶面中以减小顶面中掺杂元素的剂量,其中几乎平行于该顶面的方向表示注入方向与该顶面所呈夹角大于0°,小于等于5°。R2, implanting a substrate element into a top surface of the Fin in a direction almost parallel to the top surface to reduce a dose of the doping element in the top surface, wherein a direction almost parallel to the top surface indicates an implantation direction and the top The angle between the faces is greater than 0° and less than or equal to 5°.
在该技术方案中,为了解决Fin的顶面和侧壁掺杂不均匀的问题,同样地,在完成Fin的掺杂之后增加一道衬底元素的注入工艺,采用几乎与顶面平行的注入方向将衬底元素注入于顶面中,通过溅射掺杂元素的方式来降低顶面中掺杂元素的剂量,从而提高顶面和侧壁的掺杂均匀性。In this technical solution, in order to solve the problem of uneven topping and sidewall doping of Fin, similarly, after the doping of Fin is completed, an implantation process of a substrate element is added, and an implantation direction almost parallel to the top surface is adopted. The substrate element is implanted into the top surface, and the doping element is sputtered to reduce the dose of the doping element in the top surface, thereby improving the doping uniformity of the top surface and the sidewall.
优选地,对于每根Fin来说,步骤R1还包括: Preferably, for each Fin, step R1 further comprises:
R11、使掺杂元素注入至该第一侧壁中以及注入至该顶面中,R11, injecting a doping element into the first sidewall and injecting into the top surface,
R12、使掺杂元素注入至该第二侧壁中以及注入至该顶面中。R12, implanting a doping element into the second sidewall and implanting into the top surface.
优选地,步骤R11中使掺杂元素注入至该第一侧壁中以及注入至该顶面中直至该第一侧壁中掺杂元素的剂量达到自饱和,和/或,步骤R12中使掺杂元素注入至该第二侧壁中以及注入至该顶面中直至该第二侧壁中掺杂元素的剂量达到自饱和,其中,自饱和为注入的掺杂元素和溅射出的掺杂元素相等的动态平衡状态。Preferably, in step R11, a doping element is implanted into the first sidewall and implanted into the top surface until the dose of the doping element in the first sidewall reaches self-saturation, and/or, in step R12, the doping is performed. a dopant element is implanted into the second sidewall and implanted into the top surface until a dose of doping element in the second sidewall is self-saturated, wherein self-saturation is an implanted doping element and a sputtered doping element Equal dynamic equilibrium state.
优选地,对于每根Fin来说,步骤R1包括:Preferably, for each Fin, step R1 comprises:
反复执行步骤RP1和步骤RP2直至该第一侧壁和该第二侧壁中的掺杂元素的剂量达到自饱和,之后执行步骤R2,Step RP1 and step RP2 are repeatedly performed until the dose of the doping element in the first sidewall and the second sidewall reaches self-saturation, and then step R2 is performed,
RP1、使掺杂元素注入至该第一侧壁中以及注入至该顶面中;RP1, injecting a doping element into the first sidewall and injecting into the top surface;
RP2、使掺杂元素注入至该第二侧壁中以及注入至该顶面中,RP2, implanting a doping element into the second sidewall and implanting into the top surface,
其中,自饱和为注入的掺杂元素和溅射出的掺杂元素相等的动态平衡状态。Among them, self-saturation is a dynamic equilibrium state in which the implanted doping element and the sputtered doping element are equal.
优选地,掺杂元素的注入方向与该衬底的法线所呈夹角为2°-45°,和/或,Preferably, the implantation direction of the doping element is at an angle of 2°-45° to the normal of the substrate, and/or
该掺杂元素为砷、磷或硼。The doping element is arsenic, phosphorus or boron.
优选地,该衬底元素为硅或锗。Preferably, the substrate element is silicon or germanium.
优选地,掺杂元素的注入能量为200eV–2keV。掺杂元素为砷时,注入能量小于等于1keV,掺杂元素为硼时,注入能量小于等于300eV。Preferably, the doping element has an implantation energy of 200 eV - 2 keV. When the doping element is arsenic, the implantation energy is 1 keV or less, and when the doping element is boron, the implantation energy is less than or equal to 300 eV.
在符合本领域常识的基础上,上述各优选条件,可任意组合,即得本发明各较佳实例。Based on the common knowledge in the art, the above various preferred conditions can be arbitrarily combined to obtain preferred embodiments of the present invention.
本发明的积极进步效果在于:The positive effects of the present invention are:
1、通过在完成Fin的侧壁掺杂之后增加垂直注入衬底元素的方式来减小顶部的掺杂浓度,或者通过几乎水平的注入衬底元素的方式来减小顶部的掺杂剂量,从而实现Fin的顶部和侧壁的掺杂均匀。1. Decreasing the doping concentration of the top by increasing the vertical implantation of the substrate element after doping the sidewall of the Fin, or reducing the doping amount of the top by implanting the substrate element almost horizontally, thereby The doping of the top and side walls of the Fin is uniform.
2、在对Fin的侧壁进行注入掺杂时使侧壁的掺杂剂量实现自饱和从而 保证了每个侧壁各个位置的掺杂是均匀的,并且保证了每根Fin的两个侧壁的掺杂也是均匀的。2. The doping dose of the sidewall is self-saturated when the doping of the sidewall of the Fin is performed. It is ensured that the doping at each position of each side wall is uniform, and that the doping of the two side walls of each Fin is also uniform.
3、由于将掺杂元素的注入能量控制在2keV以下,即低能注入,所以掺杂元素的注入深度较浅,对Fin的损伤也较小,既有利于单晶结构的保持,又改善了圆角的现象,减小了对Fin的磨损。3. Since the implantation energy of the doping element is controlled below 2 keV, that is, low energy implantation, the implantation depth of the doping element is shallow, and the damage to Fin is also small, which is favorable for the maintenance of the single crystal structure and improves the circle. The phenomenon of the angle reduces the wear on the Fin.
附图说明DRAWINGS
图1为现有技术中Fin的一种示意图。Figure 1 is a schematic diagram of Fin in the prior art.
图2为Fin的一个侧壁的注入示意图。Figure 2 is a schematic view of the injection of a side wall of Fin.
图3为Fin的另一个侧壁的注入示意图。Figure 3 is a schematic view of the injection of the other side wall of Fin.
图4为现有技术中Fin的两个端角被磨损的示意图。Fig. 4 is a schematic view showing the wear of the two end angles of Fin in the prior art.
图5-图7为本发明实施例2的注入示意图。5 to 7 are schematic views of implantation according to Embodiment 2 of the present invention.
图8为本发明实施例4的注入示意图。Figure 8 is a schematic view showing the injection of Embodiment 4 of the present invention.
具体实施方式detailed description
下面通过实施例的方式进一步说明本发明,但并不因此将本发明限制在所述的实施例范围之中。The invention is further illustrated by the following examples, which are not intended to limit the invention.
实施例1Example 1
本实施例所述的FinFET的掺杂方法中,该FinFET包括衬底和位于衬底上平行间隔设置的Fin,每根Fin包括顶面、第一侧壁和第二侧壁,该掺杂方法包括以下步骤:In the doping method of the FinFET according to the embodiment, the FinFET includes a substrate and Fins disposed in parallel on the substrate, and each Fin includes a top surface, a first sidewall, and a second sidewall, and the doping method Includes the following steps:
T1、在Fin的顶面、第一侧壁和第二侧壁中形成掺杂层,掺杂层可采用现有工艺实现,由于Fin的竖直结构,顶面中的掺杂层的掺杂浓度必然大于侧壁的掺杂层的掺杂浓度。T1, forming a doping layer in the top surface, the first sidewall and the second sidewall of the Fin, and the doping layer can be realized by an existing process. Due to the vertical structure of the Fin, the doping layer is doped in the top surface. The concentration is necessarily greater than the doping concentration of the doped layer of the sidewall.
T2、将硅元素沿着该衬底的法线方向注入至Fin的顶面中以减小顶面中掺杂元素的浓度。其中,硅元素的注入深度与掺杂层的深度一致,这样可以有效地降低顶面中掺杂元素的浓度。 T2, injecting silicon element into the top surface of Fin along the normal direction of the substrate to reduce the concentration of doping elements in the top surface. Wherein, the implantation depth of the silicon element is consistent with the depth of the doped layer, so that the concentration of the doping element in the top surface can be effectively reduced.
实施例2Example 2
在本实施例中,FinFET的结构与实施例1一致,参考图5-图7,衬底以100表示,Fin以200表示,掺杂方法包括以下步骤:In this embodiment, the structure of the FinFET is the same as that of Embodiment 1. Referring to FIGS. 5-7, the substrate is denoted by 100 and Fin is denoted by 200. The doping method comprises the following steps:
对于每根Fin 200来说:For each Fin 200:
参考图5,使掺杂元素注入至该第一侧壁中以及注入至该顶面中直至该第一侧壁中掺杂元素的剂量达到自饱和,其中顶面的掺杂层以302表示,侧壁的掺杂层以301表示。Referring to FIG. 5, a doping element is implanted into the first sidewall and implanted into the top surface until a dose of doping element in the first sidewall reaches self-saturation, wherein the doped layer of the top surface is represented by 302, The doped layer of the sidewall is indicated at 301.
参考图6,使掺杂元素注入至该第二侧壁中以及注入至该顶面中直至该第二侧壁中掺杂元素的剂量达到自饱和,顶面和侧壁的掺杂层依然以302和301来表示。为了要在侧壁中形成掺杂,掺杂元素的注入方向必然是与衬底的法线呈一定角度的,那么顶面就会有两次注入掺杂,造成顶面的掺杂元素多于侧壁中的掺杂元素。其中掺杂元素的注入能量为1keV。Referring to FIG. 6, a doping element is implanted into the second sidewall and implanted into the top surface until the dose of the doping element in the second sidewall is self-saturated, and the doping layers of the top surface and the sidewall remain Indicated by 302 and 301. In order to form doping in the sidewall, the implantation direction of the doping element must be at an angle to the normal of the substrate, then the top surface is implanted twice, resulting in more doping elements on the top surface. Doping elements in the sidewalls. The implantation energy of the doping element is 1 keV.
参考图7,在完成掺杂元素的注入后,将硅元素沿着该衬底的法线方向注入至Fin的顶面中以减小顶面中掺杂元素的浓度。浓度的减小通过溅射掺杂元素和增加衬底材料来实现。Referring to FIG. 7, after the implantation of the doping element is completed, silicon element is implanted into the top surface of Fin along the normal direction of the substrate to reduce the concentration of the doping element in the top surface. The reduction in concentration is achieved by sputtering doping elements and increasing the substrate material.
实施例3Example 3
实施例3的基本原理与实施例2相同,不同之处在于:The basic principle of Embodiment 3 is the same as that of Embodiment 2, except that:
本实施例中并非采用两次注入的方式,而是采用多次注入的方式,多次依次实现第一侧壁和第二侧壁的离子注入直至两个侧壁中掺杂元素的剂量达到自饱和,之后再执行垂直的硅元素注入。In this embodiment, instead of using two injection methods, ion implantation of the first sidewall and the second sidewall is sequentially performed multiple times by multiple injections until the dose of the doping element in the two sidewalls reaches Saturated, then perform vertical silicon implants.
其余未提及之处参照实施例2。Reference is made to Example 2 where the rest are not mentioned.
实施例4Example 4
实施例4的基本原理与实施例2相同,都是在完成掺杂元素的注入之后增加硅元素的注入,不同之处在于注入方向,具体来说:The basic principle of Embodiment 4 is the same as that of Embodiment 2, and the injection of silicon element is added after the implantation of the doping element is completed, the difference being the injection direction, specifically:
首先还是根据图5和图6所示先注入掺杂元素来形成顶面和侧壁上的掺杂层,接着参考图8,硅元素沿着几乎平行于该顶面的方向注入至Fin的顶面中以减小顶面中掺杂元素的剂量,本实施例中几乎平行于该顶面的方向为 注入方向与该顶面所呈夹角为2°。这样硅元素的注入溅射出了顶面中的部分掺杂元素,减小了顶面的掺杂剂量,从而提高了顶面和侧壁的掺杂均匀度。First, doping elements are first implanted according to FIGS. 5 and 6 to form doped layers on the top surface and the sidewalls. Referring to FIG. 8, silicon elements are implanted into the top of Fin in a direction almost parallel to the top surface. In the face to reduce the dose of the doping element in the top surface, in this embodiment, the direction parallel to the top surface is The injection direction is at an angle of 2° to the top surface. Thus, the injection of silicon element sputters a part of the doping element in the top surface, which reduces the doping amount of the top surface, thereby improving the doping uniformity of the top surface and the sidewall.
效果实施例1Effect Example 1
首先进行As的注入,注入方向与衬底的法线方向所呈夹角为10°,注入能量为250eV,初始注入的剂量为7.5e16cm-2,但是自饱和时掺杂至第一侧壁和第二侧壁中的掺杂剂量为2.58e15cm-2,而顶部的掺杂剂量为2.13e16cm-2First, the implantation of As is performed. The injection direction is 10° from the normal direction of the substrate, the implantation energy is 250 eV, and the initial implantation dose is 7.5e16 cm -2 , but is doped to the first sidewall from saturation. The doping amount in the second sidewall was 2.58e15 cm -2 , and the doping amount at the top was 2.13e16 cm -2 .
接着,以1keV的能量垂直注入5e15cm-2的硅至顶面(由于是垂直注入,因此不会影响到侧壁),由于溅射作用,顶面中As的剂量减小到1.54e16cm-2Next, 5e15 cm -2 of silicon was vertically implanted at a potential of 1 keV to the top surface (due to the vertical implantation, so that the sidewalls were not affected), and the dose of As in the top surface was reduced to 1.54e16 cm -2 due to sputtering.
由此可以看出,将顶面和侧壁的剂量相除得到顶面和侧壁的均匀度比值约为5:1,相比现有技术的10:1而言,有了较大的改善。It can be seen that the ratio of the top surface and the side wall is divided to obtain a uniformity ratio of the top surface and the side wall of about 5:1, which is greatly improved compared to the prior art 10:1. .
效果实施例2Effect Example 2
首先进行As的注入,注入方向与衬底的法线方向所呈夹角为20°,注入能量为250eV,初始注入的剂量为7.5e16cm-2,自饱和时掺杂至第一侧壁和第二侧壁中的掺杂剂量为3.33e15cm-2,而顶面中的掺杂剂量为1.83e16cm-2First, the implantation of As is performed, the injection direction is 20° with the normal direction of the substrate, the implantation energy is 250 eV, the initial implantation dose is 7.5e16 cm -2 , and the first sidewall and the doping are self-saturated. The doping amount in the two sidewalls was 3.33e15 cm -2 , and the doping amount in the top surface was 1.83e16 cm -2 .
接着,以1keV的能量垂直注入5e15cm-2的硅至顶面(由于是垂直注入,因此不会影响到侧壁),由于溅射作用,顶面中As的剂量减小到1.22e16cm-2Next, 5e15 cm -2 of silicon was vertically implanted at a potential of 1 keV to the top surface (due to the vertical implantation, so that the sidewalls were not affected), and the dose of As in the top surface was reduced to 1.22e16 cm -2 due to sputtering.
由此可以看出,将顶面和侧壁的剂量相除得到顶面和侧壁的均匀度比值约为3.7:1,相比现有技术的10:1而言,有了较大的改善。It can be seen that the ratio of the top surface and the side wall is divided to obtain a uniformity ratio of the top surface and the side wall of about 3.7:1, which is greatly improved compared to the prior art 10:1. .
效果实施例3Effect Example 3
首先进行As的注入,注入条件和效果实施例2相同,再采用硅元素沿着衬底法线方向垂直注入至Fin的顶面中,与效果实施例2不同的是注入的硅元素的量为1.25e16cm-2,在溅射的作用下,最终的掺杂剂量为:顶面中:6.7642e15cm-2,侧壁中:3.3339e15cm-2。由此顶面和侧壁的掺杂剂量之比约为2:1。First, the implantation of As is performed in the same manner as in the second embodiment, and the silicon element is vertically implanted into the top surface of the Fin along the normal direction of the substrate. The difference from the effect example 2 is that the amount of silicon to be implanted is 1.25e16cm -2, under the influence of sputtering, the final dose of doping: the top surface: 6.7642e15cm -2, side walls: 3.3339e15cm -2. Thus the doping dose ratio of the top and side walls is about 2:1.
效果实施例4Effect Example 4
Fin的掺杂依然参考效果实施例2,即采用As元素注入直至自饱和,之 后与上述三个效果实施例不同的是,硅元素的注入并不是沿着法线方向的,而是沿着几乎平行于衬底平面的方向,在本效果实施例中硅元素的注入方向与衬底平面的夹角为2°,能量为1keV,硅元素的量为8e16cm-2,在这样几乎平行衬底的角度下,硅元素会撞击Fin的顶面,一部分硅元素会进入Fin的顶面中,一部分硅元素会使Fin中的As被溅射出来,由此降低顶面中As的掺杂浓度,最终顶面和侧壁中掺杂剂量为:顶面:1.2786e16cm-2,侧壁3.3289e15cm-2。顶面和侧壁之比为3.84:1。The doping of Fin is still referred to the effect of Embodiment 2, that is, the implantation of As element until self-saturation, and then different from the above three effect embodiments, the injection of silicon element is not along the normal direction, but is almost along Parallel to the plane of the substrate, in the embodiment of the present invention, the implantation direction of the silicon element is 2° to the plane of the substrate, the energy is 1 keV, and the amount of silicon element is 8e16 cm -2 , in such a nearly parallel substrate At the angle, silicon will hit the top surface of Fin, and some silicon will enter the top surface of Fin. A part of silicon will cause As in Fin to be sputtered, thereby reducing the doping concentration of As in the top surface. The doping doses in the top and side walls are: top surface: 1.2786e16cm -2 , side wall 3.3289e15cm -2 . The ratio of top surface to side wall is 3.84:1.
从四个效果实施例来看,顶面和侧壁上掺杂的均匀性比之现有技术而言都有了较明显的改善。From the four effect embodiments, the uniformity of doping on the top and side walls is significantly improved over the prior art.
为了清楚地表达本发明的各个技术方案,图中的各个部分并未按照比例绘制。所有效果实施例的效果数据均采用MATLAB(一种计算模拟软件)模拟得到。In the interest of clarity of the various aspects of the invention, the various parts of the figures are not drawn to scale. The effect data of all effect examples were simulated using MATLAB (a computational simulation software).
虽然以上描述了本发明的具体实施方式,但是本领域的技术人员应当理解,这些仅是举例说明,本发明的保护范围是由所附权利要求书限定的。本领域的技术人员在不背离本发明的原理和实质的前提下,可以对这些实施方式做出多种变更或修改,但这些变更和修改均落入本发明的保护范围。 While the invention has been described with respect to the preferred embodiments of the present invention, it is understood that the scope of the invention is defined by the appended claims. A person skilled in the art can make various changes or modifications to the embodiments without departing from the spirit and scope of the invention, and such changes and modifications fall within the scope of the invention.

Claims (11)

  1. 一种FinFET的掺杂方法,该FinFET包括衬底和位于衬底上平行间隔设置的Fin,每根Fin包括顶面、第一侧壁和第二侧壁,其特征在于,该掺杂方法包括以下步骤:A FinFET doping method, the FinFET comprising a substrate and Fin disposed in parallel on the substrate, each Fin comprising a top surface, a first sidewall and a second sidewall, wherein the doping method comprises The following steps:
    T1、在Fin的顶面、第一侧壁和第二侧壁中形成掺杂层;T1, forming a doped layer in the top surface of the Fin, the first sidewall and the second sidewall;
    T2、将衬底元素沿着该衬底的法线方向注入至Fin的顶面中以减小顶面中掺杂元素的浓度。T2, implanting a substrate element into the top surface of the Fin along a normal direction of the substrate to reduce the concentration of the doping element in the top surface.
  2. 如权利要求1所述的掺杂方法,其特征在于,步骤T2中衬底元素的注入深度与掺杂层的深度一致。The doping method according to claim 1, wherein the implantation depth of the substrate element in step T2 coincides with the depth of the doped layer.
  3. 如权利要求1所述的掺杂方法,其特征在于,对于每根Fin来说,步骤T1还包括:The doping method according to claim 1, wherein for each Fin, step T1 further comprises:
    T11、使掺杂元素注入至该第一侧壁中以及注入至该顶面中,T11, injecting a doping element into the first sidewall and injecting into the top surface,
    T12、使掺杂元素注入至该第二侧壁中以及注入至该顶面中。T12, implanting a doping element into the second sidewall and implanting into the top surface.
  4. 如权利要求3所述的掺杂方法,其特征在于,步骤T11中使掺杂元素注入至该第一侧壁中以及注入至该顶面中直至该第一侧壁中掺杂元素的剂量达到自饱和,和/或,步骤T12中使掺杂元素注入至该第二侧壁中以及注入至该顶面中直至该第二侧壁中掺杂元素的剂量达到自饱和,其中,自饱和为注入的掺杂元素和溅射出的掺杂元素相等的动态平衡状态。The doping method according to claim 3, wherein in step T11, a doping element is implanted into the first sidewall and implanted into the top surface until a dose of doping element in the first sidewall reaches Self-saturating, and/or, in step T12, implanting a doping element into the second sidewall and implanting into the top surface until a dose of doping element in the second sidewall reaches self-saturation, wherein self-saturation is The implanted doping element and the sputtered doping element are equal in dynamic equilibrium state.
  5. 如权利要求3所述的掺杂方法,其特征在于,对于每根Fin来说,步骤T1包括:The doping method according to claim 3, wherein for each Fin, step T1 comprises:
    反复执行步骤TP1和步骤TP2直至该第一侧壁和该第二侧壁中的掺杂元素的剂量达到自饱和,之后执行步骤T2,Steps TP1 and TP2 are repeatedly performed until the dose of the doping element in the first sidewall and the second sidewall reaches self-saturation, and then step T2 is performed.
    TP1、使掺杂元素注入至该第一侧壁中以及注入至该顶面中;TP1, implanting a doping element into the first sidewall and injecting into the top surface;
    TP2、使掺杂元素注入至该第二侧壁中以及注入至该顶面中,TP2, implanting a doping element into the second sidewall and injecting into the top surface,
    其中,自饱和为注入的掺杂元素和溅射出的掺杂元素相等的动态平衡状态。Among them, self-saturation is a dynamic equilibrium state in which the implanted doping element and the sputtered doping element are equal.
  6. 如权利要求1-5中任意一项所述的掺杂方法,其特征在于,掺杂元 素的注入方向与该衬底的法线所呈夹角为2°-45°,和/或,Doping method according to any one of claims 1 to 5, characterized in that the doping element The injection direction of the element is between 2° and 45° from the normal of the substrate, and/or
    该掺杂元素为砷、磷或硼,该衬底元素为硅或锗,和/或,The doping element is arsenic, phosphorus or boron, the substrate element is silicon or germanium, and/or
    掺杂元素的注入能量为200eV–2keV。The doping element has an implantation energy of 200 eV - 2 keV.
  7. 一种FinFET的掺杂方法,该FinFET包括衬底和位于衬底上平行间隔设置的Fin,每根Fin包括顶面、第一侧壁和第二侧壁,其特征在于,该掺杂方法包括以下步骤:A FinFET doping method, the FinFET comprising a substrate and Fin disposed in parallel on the substrate, each Fin comprising a top surface, a first sidewall and a second sidewall, wherein the doping method comprises The following steps:
    R1、在Fin的顶面、第一侧壁和第二侧壁中形成掺杂层;R1, forming a doped layer in the top surface of the Fin, the first sidewall and the second sidewall;
    R2、将衬底元素沿着几乎平行于该顶面的方向注入至Fin的顶面中以减小顶面中掺杂元素的剂量,其中几乎平行于该顶面的方向表示注入方向与该顶面所呈夹角大于0°,小于等于5°。R2, implanting a substrate element into a top surface of the Fin in a direction almost parallel to the top surface to reduce a dose of the doping element in the top surface, wherein a direction almost parallel to the top surface indicates an implantation direction and the top The angle between the faces is greater than 0° and less than or equal to 5°.
  8. 如权利要求7所述的掺杂方法,其特征在于,对于每根Fin来说,步骤R1还包括:The doping method according to claim 7, wherein for each Fin, step R1 further comprises:
    R11、使掺杂元素注入至该第一侧壁中以及注入至该顶面中,R11, injecting a doping element into the first sidewall and injecting into the top surface,
    R12、使掺杂元素注入至该第二侧壁中以及注入至该顶面中。R12, implanting a doping element into the second sidewall and implanting into the top surface.
  9. 如权利要求8所述的掺杂方法,其特征在于,步骤R11中使掺杂元素注入至该第一侧壁中以及注入至该顶面中直至该第一侧壁中掺杂元素的剂量达到自饱和,和/或,步骤R12中使掺杂元素注入至该第二侧壁中以及注入至该顶面中直至该第二侧壁中掺杂元素的剂量达到自饱和,其中,自饱和为注入的掺杂元素和溅射出的掺杂元素相等的动态平衡状态。The doping method according to claim 8, wherein in step R11, a doping element is implanted into the first sidewall and implanted into the top surface until a dose of a doping element in the first sidewall reaches Self-saturating, and/or, in step R12, implanting a doping element into the second sidewall and implanting into the top surface until a dose of doping element in the second sidewall reaches self-saturation, wherein self-saturation is The implanted doping element and the sputtered doping element are equal in dynamic equilibrium state.
  10. 如权利要求8所述的掺杂方法,其特征在于,对于每根Fin来说,步骤R1包括:The doping method according to claim 8, wherein for each Fin, step R1 comprises:
    反复执行步骤RP1和步骤RP2直至该第一侧壁和该第二侧壁中的掺杂元素的剂量达到自饱和,之后执行步骤R2,Step RP1 and step RP2 are repeatedly performed until the dose of the doping element in the first sidewall and the second sidewall reaches self-saturation, and then step R2 is performed,
    RP1、使掺杂元素注入至该第一侧壁中以及注入至该顶面中;RP1, injecting a doping element into the first sidewall and injecting into the top surface;
    RP2、使掺杂元素注入至该第二侧壁中以及注入至该顶面中,RP2, implanting a doping element into the second sidewall and implanting into the top surface,
    其中,自饱和为注入的掺杂元素和溅射出的掺杂元素相等的动态平衡状态。 Among them, self-saturation is a dynamic equilibrium state in which the implanted doping element and the sputtered doping element are equal.
  11. 如权利要求7-10中任意一项所述的掺杂方法,其特征在于,掺杂元素的注入方向与该衬底的法线所呈夹角为2°-45°,和/或,The doping method according to any one of claims 7 to 10, wherein the implantation direction of the doping element is between 2 and 45 degrees from the normal of the substrate, and/or
    该掺杂元素为砷、磷或硼,该衬底元素为硅或锗,和/或,The doping element is arsenic, phosphorus or boron, the substrate element is silicon or germanium, and/or
    掺杂元素的注入能量为200eV–2keV。 The doping element has an implantation energy of 200 eV - 2 keV.
PCT/CN2015/070309 2015-01-08 2015-01-08 Method for doping finfet WO2016109958A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
KR1020177022036A KR101972365B1 (en) 2015-01-08 2015-01-08 How to dope pinpets
CN201580062264.2A CN107112239B (en) 2015-01-08 2015-01-08 FinFET doping method
PCT/CN2015/070309 WO2016109958A1 (en) 2015-01-08 2015-01-08 Method for doping finfet
TW104120710A TWI567795B (en) 2015-01-08 2015-06-26 Methods for doping finfets

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2015/070309 WO2016109958A1 (en) 2015-01-08 2015-01-08 Method for doping finfet

Publications (1)

Publication Number Publication Date
WO2016109958A1 true WO2016109958A1 (en) 2016-07-14

Family

ID=56355418

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2015/070309 WO2016109958A1 (en) 2015-01-08 2015-01-08 Method for doping finfet

Country Status (3)

Country Link
KR (1) KR101972365B1 (en)
CN (1) CN107112239B (en)
WO (1) WO2016109958A1 (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101236995A (en) * 2007-02-01 2008-08-06 国际商业机器公司 PIN diode and method for making PIN diode and forming semiconductor fin structure
CN101601138A (en) * 2007-01-22 2009-12-09 松下电器产业株式会社 Semiconductor device and manufacture method thereof
CN102130008A (en) * 2010-01-19 2011-07-20 台湾积体电路制造股份有限公司 Method for forming semiconductor fins
US20110269287A1 (en) * 2010-04-28 2011-11-03 Taiwan Semiconductor Manufacturing Company, Ltd. Methods for doping fin field-effect transistors
CN102412335A (en) * 2010-09-21 2012-04-11 上海凯世通半导体有限公司 Solar energy wafer and preparation method thereof
CN103515205A (en) * 2012-06-28 2014-01-15 中芯国际集成电路制造(上海)有限公司 FinFET channel doping method

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6821834B2 (en) * 2002-12-04 2004-11-23 Yoshiyuki Ando Ion implantation methods and transistor cell layout for fin type transistors
KR100799101B1 (en) * 2005-12-27 2008-01-29 주식회사 하이닉스반도체 Method for manufacturing fin transistor
US8222154B2 (en) * 2009-02-10 2012-07-17 International Business Machines Corporation Fin and finFET formation by angled ion implantation
US8679960B2 (en) * 2009-10-14 2014-03-25 Varian Semiconductor Equipment Associates, Inc. Technique for processing a substrate having a non-planar surface
US20120213941A1 (en) * 2011-02-22 2012-08-23 Varian Semiconductor Equipment Associates, Inc. Ion-assisted plasma treatment of a three-dimensional structure
CN102915917B (en) * 2011-08-03 2015-02-11 中国科学院微电子研究所 Method for preparing complementary metal-oxide-semiconductor type field effect transistor
CN103594342B (en) * 2012-08-13 2016-03-16 中芯国际集成电路制造(上海)有限公司 Form the method for fin and form the method for fin formula field effect transistor

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101601138A (en) * 2007-01-22 2009-12-09 松下电器产业株式会社 Semiconductor device and manufacture method thereof
CN101236995A (en) * 2007-02-01 2008-08-06 国际商业机器公司 PIN diode and method for making PIN diode and forming semiconductor fin structure
CN102130008A (en) * 2010-01-19 2011-07-20 台湾积体电路制造股份有限公司 Method for forming semiconductor fins
US20110269287A1 (en) * 2010-04-28 2011-11-03 Taiwan Semiconductor Manufacturing Company, Ltd. Methods for doping fin field-effect transistors
CN102412335A (en) * 2010-09-21 2012-04-11 上海凯世通半导体有限公司 Solar energy wafer and preparation method thereof
CN103515205A (en) * 2012-06-28 2014-01-15 中芯国际集成电路制造(上海)有限公司 FinFET channel doping method

Also Published As

Publication number Publication date
KR20170103894A (en) 2017-09-13
KR101972365B1 (en) 2019-04-25
CN107112239B (en) 2021-02-19
CN107112239A (en) 2017-08-29

Similar Documents

Publication Publication Date Title
KR101897649B1 (en) Fabrication method of semiconductor device
KR20110046501A (en) Transistor with embedded Si / VE material with improved boron constraint
TW201530622A (en) Method to process semiconductor device and method of forming fin type field effect transistor
CN103426769A (en) Method for manufacturing semiconductor device
TWI511204B (en) Formation of raised source/drain on a strained thin film implanted with cold and/or molecular carbon
KR20070071111A (en) Recess gate transistor structure and manufacturing forming method thereof
TWI527091B (en) Manufacturing method of semiconductor device
US9099495B1 (en) Formation of high quality fin in 3D structure by way of two-step implantation
US9673278B2 (en) Method of preventing drain and read disturbances in non-volatile memory device
CN106158657B (en) The forming method of MOS transistor
WO2016109958A1 (en) Method for doping finfet
TWI567795B (en) Methods for doping finfets
CN103515205A (en) FinFET channel doping method
TW201633381A (en) Doping method of FinFET
CN106033715B (en) The doping method of FinFET
Wen et al. Finfet io device performance gain with heated implantation
CN106033728B (en) The doping method of FinFET
CN102693904B (en) Method for reducing HCI effect of I/O MOS device
CN108598003B (en) Method for improving stress effect of MOS (Metal oxide semiconductor) tube
TWI567797B (en) FinFET doping method
KR100746622B1 (en) Method of fabricating the mos transistor
JP6263240B2 (en) Manufacturing method of semiconductor device
KR100571424B1 (en) Method for forming stable transistor by double step source/drain implantion
JP2008262764A (en) Manufacturing method for semiconductor device and absorber used for the method
CN104752220A (en) Semiconductor device and manufacture method thereof

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15876466

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

ENP Entry into the national phase

Ref document number: 20177022036

Country of ref document: KR

Kind code of ref document: A

122 Ep: pct application non-entry in european phase

Ref document number: 15876466

Country of ref document: EP

Kind code of ref document: A1