WO2015169081A1 - Ito film etching method and array substrate comprising electrode layers formed by same - Google Patents

Ito film etching method and array substrate comprising electrode layers formed by same Download PDF

Info

Publication number
WO2015169081A1
WO2015169081A1 PCT/CN2014/091708 CN2014091708W WO2015169081A1 WO 2015169081 A1 WO2015169081 A1 WO 2015169081A1 CN 2014091708 W CN2014091708 W CN 2014091708W WO 2015169081 A1 WO2015169081 A1 WO 2015169081A1
Authority
WO
WIPO (PCT)
Prior art keywords
etching
ito film
film layer
ito
layer
Prior art date
Application number
PCT/CN2014/091708
Other languages
French (fr)
Chinese (zh)
Inventor
卜倩倩
郭炜
任庆荣
王路
刘英伟
Original Assignee
京东方科技集团股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 京东方科技集团股份有限公司 filed Critical 京东方科技集团股份有限公司
Publication of WO2015169081A1 publication Critical patent/WO2015169081A1/en

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/3065Plasma etching; Reactive-ion etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/124Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1248Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition or shape of the interlayer dielectric specially adapted to the circuit arrangement

Definitions

  • the present invention relates to an ITO film layer etching method and an array substrate including the electrode layer formed using the method.
  • TFT-LCD Thin Film Transistor Liquid Crystal Display
  • ITO indium tin oxide
  • An ITO patterning method used in a known technical solution is a wet chemical etching method.
  • the wet chemical etching method has an etching film thickness greater than When ITO is used, it is often etched and the image may be short-circuited. If the etching time is increased and the etching concentration is increased to solve the problem of unclean etching in wet etching, the service life of the etching equipment will be affected. At the same time, the etching time may be uneven or engraved. The problem of excessive eclipse affects the performance of the product.
  • Another possible solution is to use plasma dry etching. However, the plasma dry etching method requires a large etching cost and a slow etching rate in practical applications.
  • At least one embodiment of the present invention provides an etching method of an ITO film layer, the method comprising:
  • the method further includes:
  • the photoresist remaining in the photoresist layer after being etched by the wet etching process and the dry etching process is removed.
  • the method further includes:
  • the etching conditions of the dry etching process are set according to the etching apparatus used for the dry etching.
  • the etching apparatus is an RIE apparatus, and the etching conditions include etching power, type of gas used, and pressure.
  • the etching device is a plasma etching device.
  • the thickness of the ITO film layer in the step of forming an ITO film layer on the substrate is greater than the thickness of the ITO pattern layer to be formed.
  • the thickness of the ITO film layer is greater in the step of forming an ITO film layer on the substrate
  • the photoresist layer has a thickness of 1.0 to 1.2 ⁇ m in the step of forming a photoresist layer on the ITO film layer.
  • the step of forming a photoresist layer on the ITO film layer further includes pre-baking and post-baking.
  • the method further includes:
  • the concentration of the etchant is set such that it is 95% of the preset concentration.
  • the method further includes:
  • an etching time is set to be less than a preset time, and the preset time is 120 s.
  • the etch time is set to be 117 s.
  • At least one embodiment of the present invention also provides an array substrate, the array substrate comprising:
  • the ITO pixel electrode layer covering the substrate is formed by using an ITO film layer etching method provided by the embodiment of the present invention.
  • FIG. 1 is a schematic flow chart of an etching method according to an embodiment of the present invention.
  • FIG. 2 is a schematic flow chart of an etching method according to an embodiment of the present invention.
  • FIG. 3 is a schematic structural view of an ITO film layer formed on a substrate in an etching method according to an embodiment of the present invention
  • FIG. 4 is a schematic structural view of a photoresist layer formed on an ITO film layer in an etching method according to an embodiment of the present invention
  • FIG. 5 is a schematic structural view of a photoresist layer patterned by using a mask in an etching method according to an embodiment of the present invention
  • FIG. 6 is a schematic structural view of a etching method according to an embodiment of the present invention after a wet etching process
  • FIG. 7 is a schematic structural view of an etching method according to an embodiment of the present invention after a dry etching process
  • FIG. 8 is a schematic structural diagram of removing a residual photoresist on a substrate in an etching method according to an embodiment of the present invention.
  • the etching method of the ITO film layer provided by the embodiment of the invention is as shown in FIG. 1 , and the method comprises the following steps:
  • a mask is disposed over the photoresist layer, wherein the mask does not completely cover the photoresist layer;
  • the residual ITO film layer portion etched by the wet etching process in the portion of the ITO film layer not covered by the remaining photoresist layer in the ITO film layer is etched by a dry etching process.
  • the ITO film layer etching method provided by the embodiment of the present invention adopts a combination of a wet etching process and a dry etching process, and solves the etching caused by the excessive ITO film thickness in the conventional ITO pattern etching.
  • the problem of uncleanness and slow etching speed enhances the etching effect of ITO patterning and practicality in practical applications, improves the etching rate, and reduces the etching cost.
  • FIG. 2 An ITO film layer etching method provided by an embodiment of the present invention is shown in FIG. 2, and the method includes the following steps:
  • ITO indium tin oxide
  • FIG. 3 shows a process of forming the ITO film layer 2 on the substrate 1.
  • the ITO film layer 2 covering the substrate 1 may be formed by magnetron sputtering on a substrate 1 such as a glass substrate or a quartz substrate prepared in advance by a vacuum coater.
  • a substrate 1 such as a glass substrate or a quartz substrate prepared in advance by a vacuum coater.
  • the manner of forming the ITO film layer 2 and the type of the substrate are merely exemplified herein, and the present invention is not limited thereto, and a suitable substrate and an appropriate manner may be selected according to a specific implementation environment in practical applications.
  • the substrate may be a substrate of a display panel, a substrate of a color filter, a glass substrate, or a flexible substrate.
  • the thickness of the ITO film layer 2 on the substrate is greater than a predetermined film thickness.
  • the predetermined film thickness here may be the film thickness of the ITO pattern layer to be formed.
  • the predetermined film thickness of the ITO film layer 2 may be Of course, the numerical value of the preset film thickness is merely exemplified herein. The present invention is not limited thereto, and a suitable value may be selected according to the actual needs and application scenarios of the ITO pattern layer to be formed in a specific application.
  • FIG. 4 shows a process of forming the photoresist layer 3 on the ITO film layer 2.
  • a photosensitive photoresist covering the ITO film layer 2 may be formed on the ITO film layer 2 by coating, thereby forming the photoresist layer 3.
  • the photosensitive photoresist may be a positive photoresist, which may be uniformly formed on the ITO film layer 2 by, for example, spin coating, but the invention is not limited thereto, but may This is accomplished by any other suitable coating means known in the art, such as roll coating, pull coating, and spray dynamic coating.
  • the film thickness of the photosensitive photoresist needs to balance the protection and etching time of the ITO.
  • the thickness of the photoresist film layer may be 1.0-1.2 ⁇ m.
  • the thickness of the photoresist film can be selected to be 1.1 ⁇ m.
  • the photoresist coating process requires pre-baking and post-baking to evaporate the solvent in the photosensitive photoresist while increasing the adhesion of the ITO film layer 2 to the photosensitive photoresist.
  • pre-baking is performed for 150 s at a temperature of 110 ° C using an exposure machine
  • post-baking is performed at a temperature of 130 ° C for 170 s, but the present invention is not limited thereto.
  • a mask is disposed over the photoresist layer, the mask not completely covering the photoresist layer.
  • the mask 4 is not autonomously carried in the device and is required to be installed in the device after being designed. In another example, the mask 4 is autonomously carried in the device. Does not make contact with the photoresist layer 3.
  • FIG. 5 is a schematic view after patterning the photoresist layer 3 using the mask 4, in this example, using the mask 4 to pattern photosensitive lithography by patterning processes such as exposure, development, and etching.
  • the glue layer 3 is formed to form a patterned photosensitive layer. This process is known in the art and will not be described in detail herein.
  • the pattern of the photoresist layer 3 is removed by etching away a portion of the ITO film layer 2 that is not covered by the photoresist layer 3 by a wet etching process.
  • the pattern formed by the pattern of the photosensitive layer is transferred to the ITO film layer 2.
  • a portion of ITO 21 remains in the ITO film layer 2 after etching by a wet etching process.
  • the etching mode of the wet etching is a shower mode, but the invention is not limited thereto, and may be, for example, a soaking mode.
  • the concentration of the wet etching etchant may be set to be less than or equal to the usual concentration of the prior art.
  • the etching temperature is generally 45 ° C
  • the etching time is generally 120 s
  • the etching solution concentration in the wet etching of the ITO etching method of the embodiment of the present invention may be about 5% smaller than the above concentration (that is, about 95% of the above concentration), and the etching time may be reduced compared with the above time.
  • about 3 seconds that is, about 117s
  • the temperature of the etching apparatus can be extended by the above temperature value (that is, 45 ° C); however, the invention is not limited thereto.
  • the structure of the ITO portion 21 remaining after etching by the wet etching process in the ITO film layer 2 is completely etched by a dry etching process.
  • an etching device used for dry etching is also required to make the etching condition satisfy the preset condition.
  • the dry etching apparatus usable in this embodiment includes: Inductively Coupled Plasma (ICP) equipment, plasma etching (PE) equipment, and reactive ion etching (Reactive Ion Etching). , referred to as RIE) equipment.
  • ICP Inductively Coupled Plasma
  • PE plasma etching
  • RIE reactive ion etching
  • examples of preset conditions that can be set include: an etching power of 100-1000 w and a pressure of 10-400 mTorror, and the gas used may include one or any of the following Combination of terms: He, CHF 3 , Cl 2 , Ar, C 2 H 4 .
  • the plasma gas can interact with the photoresist to make the subsequent stripping of the photoresist faster, easier, and more thorough.
  • etching conditions using dry etching are merely exemplified herein.
  • suitable etching conditions may be selected as preset conditions according to a specific operating environment in practical applications.
  • the process of setting the etching conditions of the dry etching apparatus may be performed at any step before step 206, or may be performed simultaneously with step 206.
  • the specific implementation sequence can be selected according to the needs of the actual operating environment.
  • the photosensitive photoresist layer remaining on the substrate can be removed with a stripping solution.
  • the duration of the wet etching may be determined according to the remaining thickness of the ITO film thickness (ie, the desired residual film thickness after the wet etching) and the selected wet etching rate, for example, It is generally expected that the thickness of the remaining ITO film after wet etching is less than 5% of the thickness of the original ITO film; the duration of the dry etching can be based on the actual remaining ITO film thickness and dry method after wet etching in the ITO film layer.
  • the etch rate of the etch is calculated. Corresponding calculation method It is known in the art and will not be described in detail herein.
  • the unnecessary ITO in the patterned ITO film layer to be obtained is first etched by a wet etching process, and then etched through the wet process by a dry etching process. After etching, all the ITO remaining in the corresponding position finally forms the desired patterned ITO film layer, thereby greatly improving the quality of the product and avoiding the uniform etching uniformity of the single wet etching, especially It is a problem that the critical dimension deviation control is difficult.
  • the desired patterned ITO film layer can be conveniently obtained, and the use time of the device can be improved.
  • Embodiments of the present invention also provide an array substrate including: a substrate and an ITO pixel electrode layer covering the substrate.
  • the ITO pixel electrode layer is formed by an ITO film layer etching process which is combined with a wet etching process and a dry etching process provided by at least one embodiment of the present invention. Therefore, the preparation method and corresponding structure and advantages of the ITO pixel electrode layer in the array substrate can be referred to the descriptions in the above with reference to FIG. 1-7, and no further details are provided herein.
  • the ITO pixel electrode layer is formed by a combination of a wet etching process and a dry etching process, which solves the problem of performing ITO in the existing array substrate fabrication scheme.
  • the etch film is not clean and the etching speed is slow due to the excessive thickness of the ITO film, which enhances the etching effect of the ITO patterning of the display panel and the practicability in practical applications, and improves the engraving.
  • the etch rate also reduces the etching cost, which in turn increases production efficiency.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Plasma & Fusion (AREA)
  • Weting (AREA)
  • Manufacturing Of Electric Cables (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

An ITO film etching method and an array substrate comprising electrode layers manufactured by same, which solve the problem that etching is not complete and the etching speed is low during etching of ITO patterning in existing array substrate manufacturing, improve the etching effect and practicality of ITO patterning of a display panel, increase the etching rate, and reduce the etching cost. The ITO film etching method comprises: forming an indium tin oxide (ITO) film (2) on a substrate (1); forming a photoresist layer (3) on the ITO film (2); disposing a mask plate (4) above the photoresist layer (3), part of the photoresist layer (3) being not covered by the mask plate (3); removing photoresist in the photoresist layer (3) not covered by the mask plate (4); etching off the part of the ITO film (2) not covered by the remaining photoresist layer by a wet etching process; and etching off the part, left after the etching by the wet etching process, in the part of the ITO film (2) not covered by the remaining photoresist layer by a dry etching process. The ITO film etching method can be applied to manufacturing of display panels.

Description

ITO膜层刻蚀方法和包含使用该方法形成的电极层的阵列基板ITO film layer etching method and array substrate including electrode layer formed using the method 技术领域Technical field
本发明涉及ITO膜层刻蚀方法和包含使用该方法形成的电极层的阵列基板。The present invention relates to an ITO film layer etching method and an array substrate including the electrode layer formed using the method.
背景技术Background technique
随着薄膜晶体管液晶显示屏(Thin Film Transistor Liquid Crystal Display,简称TFT-LCD)等显示器件技术的高速发展,对高光透过率、超低电阻的透明电极的需求量越来越大。目前,平面显示中最常用的透明导电氧化物(Transparent Conducting Oxide,简称TCO)薄膜材料是氧化铟锡(indium tin oxid,简称ITO),这是一种N型半导体材料,在导电性和透明性方面有着极其优越的性能。当这种材料应用于显示器件中时,其图案化是非常关键的步骤。With the rapid development of display device technologies such as Thin Film Transistor Liquid Crystal Display (TFT-LCD), the demand for high-light transmittance and ultra-low-resistance transparent electrodes is increasing. At present, the most commonly used transparent conductive oxide (TCO) thin film material in flat display is indium tin oxide (ITO), which is an N-type semiconductor material in terms of conductivity and transparency. The aspect has extremely superior performance. When such materials are used in display devices, their patterning is a very critical step.
一种已知的技术方案中使用的ITO图案化方法是湿法化学刻蚀方法。但是,湿法化学刻蚀方法在刻蚀膜厚大于
Figure PCTCN2014091708-appb-000001
的ITO时,常常会刻蚀不干净,甚至会出现图像短路的现象。如果采用延长刻蚀时间、提高刻蚀浓度等措施来解决湿法刻蚀中刻蚀不干净的问题,会影响腐蚀设备的使用寿命等;同时,延长刻蚀时间会出现刻蚀不均匀或刻蚀过度的问题,影响产品的性能。另一种可行的方案是使用等离子体干法刻蚀。但是,等离子体干法刻蚀方法在实际的应用中需要的刻蚀成本较大,且刻蚀速率较慢。
An ITO patterning method used in a known technical solution is a wet chemical etching method. However, the wet chemical etching method has an etching film thickness greater than
Figure PCTCN2014091708-appb-000001
When ITO is used, it is often etched and the image may be short-circuited. If the etching time is increased and the etching concentration is increased to solve the problem of unclean etching in wet etching, the service life of the etching equipment will be affected. At the same time, the etching time may be uneven or engraved. The problem of excessive eclipse affects the performance of the product. Another possible solution is to use plasma dry etching. However, the plasma dry etching method requires a large etching cost and a slow etching rate in practical applications.
发明内容Summary of the invention
本发明的至少一个实施例提供一种ITO膜层的刻蚀方法,所述方法包括:At least one embodiment of the present invention provides an etching method of an ITO film layer, the method comprising:
在基板上形成ITO膜层;Forming an ITO film layer on the substrate;
在所述ITO膜层上形成光刻胶层;Forming a photoresist layer on the ITO film layer;
在所述光刻胶层上方设置掩膜板,所述掩膜板不完全覆盖所述光刻胶层;Providing a mask above the photoresist layer, the mask not completely covering the photoresist layer;
移除所述光刻胶层中未被所述掩膜板覆盖的光刻胶; Removing a photoresist in the photoresist layer that is not covered by the mask;
采用湿法刻蚀工艺刻蚀掉所述ITO膜层中未被剩余光刻胶层覆盖的ITO膜层部分;Etching the portion of the ITO film layer that is not covered by the remaining photoresist layer in the ITO film layer by a wet etching process;
采用干法刻蚀工艺刻蚀掉所述ITO膜层中未被所述剩余光刻胶层覆盖的所述ITO膜层部分中经所述湿法刻蚀工艺刻蚀后的残留ITO膜层部分。Etching the portion of the residual ITO film layer etched by the wet etching process in the portion of the ITO film layer not covered by the remaining photoresist layer in the ITO film layer by a dry etching process .
在一个示例中,所述方法还包括:In one example, the method further includes:
移除所述光刻胶层中经所述湿法刻蚀工艺和所述干法刻蚀工艺刻蚀后残余的光刻胶。The photoresist remaining in the photoresist layer after being etched by the wet etching process and the dry etching process is removed.
在一个示例中,所述方法还包括:In one example, the method further includes:
在干法刻蚀工艺之前或过程中,根据干法刻蚀所采用的刻蚀设备设置干法刻蚀工艺的刻蚀条件。Before or during the dry etching process, the etching conditions of the dry etching process are set according to the etching apparatus used for the dry etching.
在一个示例中,所述刻蚀设备为RIE设备,所述刻蚀条件包括刻蚀功率、所用气体类型和压强。In one example, the etching apparatus is an RIE apparatus, and the etching conditions include etching power, type of gas used, and pressure.
在一个示例中,所述刻蚀设备为等离子刻蚀设备。In one example, the etching device is a plasma etching device.
在一个示例中,在基板上形成ITO膜层的步骤中所述ITO膜层的厚度大于待形成的ITO图案层的厚度。In one example, the thickness of the ITO film layer in the step of forming an ITO film layer on the substrate is greater than the thickness of the ITO pattern layer to be formed.
在一个示例中,在基板上形成ITO膜层的步骤中所述ITO膜层的厚度大于
Figure PCTCN2014091708-appb-000002
In one example, the thickness of the ITO film layer is greater in the step of forming an ITO film layer on the substrate
Figure PCTCN2014091708-appb-000002
在一个示例中,在所述ITO膜层上形成光刻胶层的步骤中所述光刻胶层的厚度为1.0-1.2μm。In one example, the photoresist layer has a thickness of 1.0 to 1.2 μm in the step of forming a photoresist layer on the ITO film layer.
在一个示例中,在所述ITO膜层上形成光刻胶层的步骤还包括前烘和后烘。In one example, the step of forming a photoresist layer on the ITO film layer further includes pre-baking and post-baking.
在一个示例中,所述方法还包括:In one example, the method further includes:
采用湿法刻蚀工艺刻蚀所述ITO膜层时,设置刻蚀液的浓度以使其小于或者等于预设浓度,所述预设浓度为硫酸:硝酸:添加物=8:4.5:2(Wt%)。When the ITO film layer is etched by a wet etching process, the concentration of the etching solution is set to be less than or equal to a preset concentration, and the predetermined concentration is sulfuric acid: nitric acid: additive = 8:4.5:2 ( Wt%).
在一个示例中,设置刻蚀液的浓度以使其为所述预设浓度的95%。In one example, the concentration of the etchant is set such that it is 95% of the preset concentration.
在一个示例中,所述方法还包括:In one example, the method further includes:
采用湿法刻蚀工艺刻蚀所述ITO膜层时,设置刻蚀时间以使其小于预设时间,所述预设时间为120s。When the ITO film layer is etched by a wet etching process, an etching time is set to be less than a preset time, and the preset time is 120 s.
在一个示例中,设置刻蚀时间以使其为117s。 In one example, the etch time is set to be 117 s.
本发明的至少一个实施例还提供一种阵列基板,所述阵列基板包括:At least one embodiment of the present invention also provides an array substrate, the array substrate comprising:
基板;Substrate
覆盖所述基板的ITO像素电极层,所述ITO像素电极层是采用本发明实施例提供的ITO膜层刻蚀方法形成的。The ITO pixel electrode layer covering the substrate is formed by using an ITO film layer etching method provided by the embodiment of the present invention.
附图说明DRAWINGS
为了更清楚地说明本发明实施例或现有技术中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本发明的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the embodiments or the description of the prior art will be briefly described below. Obviously, the drawings in the following description are only It is a certain embodiment of the present invention, and other drawings can be obtained from those skilled in the art without any creative work.
图1为本发明实施例提供的刻蚀方法的流程示意图;1 is a schematic flow chart of an etching method according to an embodiment of the present invention;
图2为本发明的一个实施例提供的一种刻蚀方法的流程示意图;2 is a schematic flow chart of an etching method according to an embodiment of the present invention;
图3为本发明的一个实施例提供的刻蚀方法中在基板上形成ITO膜层后的结构示意图;3 is a schematic structural view of an ITO film layer formed on a substrate in an etching method according to an embodiment of the present invention;
图4为本发明的一个实施例提供的刻蚀方法中在ITO膜层上形成光刻胶层后的结构示意图;4 is a schematic structural view of a photoresist layer formed on an ITO film layer in an etching method according to an embodiment of the present invention;
图5为本发明的一个实施例提供的刻蚀方法中使用掩膜板图案化光刻胶层后的结构示意图;5 is a schematic structural view of a photoresist layer patterned by using a mask in an etching method according to an embodiment of the present invention;
图6为本发明的一个实施例提供的刻蚀方法中采用湿法刻蚀工艺后的结构示意图;6 is a schematic structural view of a etching method according to an embodiment of the present invention after a wet etching process;
图7为本发明的一个实施例提供的刻蚀方法中采用干法刻蚀工艺后的结构示意图;FIG. 7 is a schematic structural view of an etching method according to an embodiment of the present invention after a dry etching process;
图8为本发明的一个实施例提供的刻蚀方法中移除基板上残余的光刻胶后的结构示意图。FIG. 8 is a schematic structural diagram of removing a residual photoresist on a substrate in an etching method according to an embodiment of the present invention.
附图标记:1-基板;2-ITO膜层;3-光刻胶层;4-掩膜板;21-残留的ITO。Reference numerals: 1-substrate; 2-ITO film layer; 3-photoresist layer; 4-mask plate; 21-residual ITO.
具体实施方式detailed description
下面将结合本公开实施例中的附图,对本公开实施例中的技术方案进行 清楚、完整地描述,显然,所描述的实施例仅仅是本公开一部分实施例,而不是全部的实施例。基于本公开中的实施例,本领域普通技术人员在没有作出创造性劳动前提下所获得的所有其他实施例,都属于本公开保护的范围。The technical solution in the embodiment of the present disclosure will be described below with reference to the accompanying drawings in the embodiments of the present disclosure. It is clear that the described embodiments are only a part of the embodiments of the present disclosure, and not all of the embodiments. All other embodiments obtained by a person of ordinary skill in the art based on the embodiments of the present disclosure without departing from the inventive scope are the scope of the disclosure.
除非另作定义,此处使用的技术术语或者科学术语应当为本公开所属领域内具有一般技能的人士所理解的通常意义。本公开专利申请说明书以及权利要求书中使用的“第一”、“第二”以及类似的词语并不表示任何顺序、数量或者重要性,而只是用来区分不同的组成部分。同样,“一个”或者“一”等类似词语也不表示数量限制,而是表示存在至少一个。“连接”或者“相连”等类似的词语并非限定于物理的或者机械的连接,而是可以包括电性的连接,不管是直接的还是间接的。“上”、“下”、“左”、“右”等仅用于表示相对位置关系,当被描述对象的绝对位置改变后,则该相对位置关系也相应地改变。Unless otherwise defined, technical terms or scientific terms used herein shall be taken to mean the ordinary meaning of the ordinary skill in the art to which the invention pertains. The words "first", "second" and similar terms used in the specification and claims of the present disclosure do not denote any order, quantity, or importance, but are merely used to distinguish different components. Similarly, the words "a" or "an" and the like do not denote a quantity limitation, but mean that there is at least one. The words "connected" or "connected" and the like are not limited to physical or mechanical connections, but may include electrical connections, whether direct or indirect. "Upper", "lower", "left", "right", etc. are only used to indicate the relative positional relationship, and when the absolute position of the object to be described is changed, the relative positional relationship is also changed accordingly.
本发明实施例提供的ITO膜层的刻蚀方法如图1所示,该方法包括以下步骤:The etching method of the ITO film layer provided by the embodiment of the invention is as shown in FIG. 1 , and the method comprises the following steps:
101、在基板上形成ITO膜层;101, forming an ITO film layer on the substrate;
102、在ITO膜层上形成光刻胶层;102, forming a photoresist layer on the ITO film layer;
103、在光刻胶层上方设置掩膜板,其中,所述掩膜板不完全覆盖光刻胶层;103. A mask is disposed over the photoresist layer, wherein the mask does not completely cover the photoresist layer;
104、移除光刻胶层中未被掩膜板覆盖的光刻胶;104. Removing the photoresist in the photoresist layer that is not covered by the mask;
105、采用湿法刻蚀工艺刻蚀掉ITO膜层中未被剩余光刻胶层覆盖的ITO膜层部分;105, using a wet etching process to etch away portions of the ITO film layer that are not covered by the remaining photoresist layer;
106、采用干法刻蚀工艺刻蚀掉ITO膜层中未被剩余光刻胶层覆盖的ITO膜层部分中经湿法刻蚀工艺刻蚀后的残留ITO膜层部分。106. The residual ITO film layer portion etched by the wet etching process in the portion of the ITO film layer not covered by the remaining photoresist layer in the ITO film layer is etched by a dry etching process.
本发明的实施例提供的ITO膜层刻蚀方法采用湿法刻蚀工艺和干法刻蚀工艺相结合的方案,解决了现有ITO图案化刻蚀时由于ITO膜厚过大而出现刻蚀不干净和刻蚀速度较慢的问题,增强了ITO图案化的刻蚀效果和在实际应用中的实用性,提高了刻蚀速率,同时降低了刻蚀成本。The ITO film layer etching method provided by the embodiment of the present invention adopts a combination of a wet etching process and a dry etching process, and solves the etching caused by the excessive ITO film thickness in the conventional ITO pattern etching. The problem of uncleanness and slow etching speed enhances the etching effect of ITO patterning and practicality in practical applications, improves the etching rate, and reduces the etching cost.
本发明的一个实施例提供的ITO膜层刻蚀方法如图2所示,该方法包括以下步骤:An ITO film layer etching method provided by an embodiment of the present invention is shown in FIG. 2, and the method includes the following steps:
201、在基板上形成氧化铟锡(ITO)膜层。 201. Forming an indium tin oxide (ITO) film layer on the substrate.
如图3所示为步骤201的一个示例,其示出了在基板1上形成ITO膜层2的过程。例如,可以在预先准备好的比如玻璃基板或石英基板的基板1上通过真空镀膜机以磁控溅射的方式形成覆盖该基板1的ITO膜层2。当然,此处只是举例说明形成ITO膜层2的方式和基板的类型,本发明并不限于此,而是可以在实际的应用中根据具体的实施环境选择适合的基板和恰当的方式。例如,该基板可以是显示器面板的基板、彩色滤波片的基板、玻璃基板或者柔性基板等。An example of the step 201 is shown in FIG. 3, which shows a process of forming the ITO film layer 2 on the substrate 1. For example, the ITO film layer 2 covering the substrate 1 may be formed by magnetron sputtering on a substrate 1 such as a glass substrate or a quartz substrate prepared in advance by a vacuum coater. Of course, the manner of forming the ITO film layer 2 and the type of the substrate are merely exemplified herein, and the present invention is not limited thereto, and a suitable substrate and an appropriate manner may be selected according to a specific implementation environment in practical applications. For example, the substrate may be a substrate of a display panel, a substrate of a color filter, a glass substrate, or a flexible substrate.
在本实施例中,基板上ITO膜层2的厚度大于预设膜厚。这里的预设膜厚可以为待形成的ITO图案层的膜厚。例如,对于ITO像素电极层,ITO膜层2的预设膜厚可以为
Figure PCTCN2014091708-appb-000003
当然,此处只是举例说明预设膜厚的数值,本发明并不限于此,而是可以在具体的应用中根据待形成的ITO图案层的实际需要和应用场景选择合适的数值。
In this embodiment, the thickness of the ITO film layer 2 on the substrate is greater than a predetermined film thickness. The predetermined film thickness here may be the film thickness of the ITO pattern layer to be formed. For example, for the ITO pixel electrode layer, the predetermined film thickness of the ITO film layer 2 may be
Figure PCTCN2014091708-appb-000003
Of course, the numerical value of the preset film thickness is merely exemplified herein. The present invention is not limited thereto, and a suitable value may be selected according to the actual needs and application scenarios of the ITO pattern layer to be formed in a specific application.
202、在ITO膜层上形成光刻胶层。202. Forming a photoresist layer on the ITO film layer.
如图4所示为步骤202的一个示例,其示出了在ITO膜层2上形成光刻胶层3的过程。例如,可以通过涂布的方式在ITO膜层2上形成一层覆盖该ITO膜层2的感光性光刻胶,进而形成光刻胶层3。An example of the step 202 is shown in FIG. 4, which shows a process of forming the photoresist layer 3 on the ITO film layer 2. For example, a photosensitive photoresist covering the ITO film layer 2 may be formed on the ITO film layer 2 by coating, thereby forming the photoresist layer 3.
在此示例中,例如,该感光性光刻胶可为正性光刻胶,其可以以例如旋转涂覆的方式均匀地形成于ITO膜层2上,但本发明不限于此,而是可以通过本领域已知的其他任意合适的涂覆方式实现,例如滚动涂覆、提拉涂覆和喷雾动态涂覆等。In this example, for example, the photosensitive photoresist may be a positive photoresist, which may be uniformly formed on the ITO film layer 2 by, for example, spin coating, but the invention is not limited thereto, but may This is accomplished by any other suitable coating means known in the art, such as roll coating, pull coating, and spray dynamic coating.
感光性光刻胶的膜层厚度需兼顾对ITO的保护和刻蚀时间,在此示例中,光刻胶膜层厚度可为1.0-1.2μm。例如,对于ITO预设膜厚大于
Figure PCTCN2014091708-appb-000004
且小于
Figure PCTCN2014091708-appb-000005
的情况,光刻胶膜厚可选择1.1μm。
The film thickness of the photosensitive photoresist needs to balance the protection and etching time of the ITO. In this example, the thickness of the photoresist film layer may be 1.0-1.2 μm. For example, for ITO preset film thickness is greater than
Figure PCTCN2014091708-appb-000004
And less than
Figure PCTCN2014091708-appb-000005
In the case, the thickness of the photoresist film can be selected to be 1.1 μm.
在本实施例中,光刻胶的涂覆过程需要前烘和后烘,从而将该感光性光刻胶中的溶剂蒸发,同时增加ITO膜层2与该感光性光刻胶的粘合力。例如,使用曝光机在110℃的温度下执行前烘150s,并且在130℃的温度下执行后烘170s,但本发明不限于此。In this embodiment, the photoresist coating process requires pre-baking and post-baking to evaporate the solvent in the photosensitive photoresist while increasing the adhesion of the ITO film layer 2 to the photosensitive photoresist. . For example, pre-baking is performed for 150 s at a temperature of 110 ° C using an exposure machine, and post-baking is performed at a temperature of 130 ° C for 170 s, but the present invention is not limited thereto.
203、在光刻胶层上方设置掩膜板,所述掩膜板不完全覆盖光刻胶层。203. A mask is disposed over the photoresist layer, the mask not completely covering the photoresist layer.
在一个示例中,该掩膜板4不是设备中自主携带的,是需要委外设计后安装在设备内的。在另一个示例中,该掩膜板4是设备中自主携带 的,不与光刻胶层3产生接触。In one example, the mask 4 is not autonomously carried in the device and is required to be installed in the device after being designed. In another example, the mask 4 is autonomously carried in the device. Does not make contact with the photoresist layer 3.
204、移除光刻胶层中未被掩膜板覆盖的光刻胶。204. Removing the photoresist in the photoresist layer that is not covered by the mask.
例如,如图5所示为使用掩膜板4图案化光刻胶层3后的示意图,在此示例中,使用掩膜板4通过曝光、显影和刻蚀等构图工艺图案化感光性光刻胶层3以形成图案化感光层。此过程在本领域是已知的,在此不做详述。For example, as shown in FIG. 5 is a schematic view after patterning the photoresist layer 3 using the mask 4, in this example, using the mask 4 to pattern photosensitive lithography by patterning processes such as exposure, development, and etching. The glue layer 3 is formed to form a patterned photosensitive layer. This process is known in the art and will not be described in detail herein.
205、采用湿法刻蚀工艺刻蚀掉ITO膜层中未被剩余光刻胶层覆盖的ITO膜层部分。205. Etching the portion of the ITO film layer that is not covered by the remaining photoresist layer in the ITO film layer by a wet etching process.
例如,如图6所示为移除掩膜板4后,通过用湿法刻蚀工艺刻蚀掉ITO膜层2中未被光刻胶层3覆盖的部分而将光刻胶层3的图案化感光层的图案转移到ITO膜层2后形成的结构。如图6可见,经过湿法刻蚀工艺刻蚀后ITO膜层2中会残留一部分ITO21。For example, as shown in FIG. 6, after the mask 4 is removed, the pattern of the photoresist layer 3 is removed by etching away a portion of the ITO film layer 2 that is not covered by the photoresist layer 3 by a wet etching process. The pattern formed by the pattern of the photosensitive layer is transferred to the ITO film layer 2. As can be seen from FIG. 6, a portion of ITO 21 remains in the ITO film layer 2 after etching by a wet etching process.
在一个示例中,湿法刻蚀的刻蚀模式为喷淋模式,但本发明不限于此,还可为例如浸泡模式。In one example, the etching mode of the wet etching is a shower mode, but the invention is not limited thereto, and may be, for example, a soaking mode.
在一个示例中,当采用湿法刻蚀工艺刻蚀ITO膜层2时,可设置湿法刻蚀的刻蚀液的浓度,使其小于或者等于现有技术的常用浓度。例如,现有的喷淋刻蚀的工艺技术中,刻蚀温度一般为45℃,刻蚀时间一般为120s,刻蚀液浓度一般为硫酸:硝酸:添加物=8:4.5:2(Wt%);而本发明实施例的ITO刻蚀方法的湿法刻蚀中的刻蚀液浓度可以比上述浓度小5%左右(即为上述浓度的95%左右),刻蚀时间可以比上述时间减少3秒左右(即为117s左右),以便于控制刻蚀关键尺寸,刻蚀设备的温度可以延用上述温度数值(即为45℃);但本发明不限于此。In one example, when the ITO film layer 2 is etched by a wet etching process, the concentration of the wet etching etchant may be set to be less than or equal to the usual concentration of the prior art. For example, in the existing spray etching process, the etching temperature is generally 45 ° C, the etching time is generally 120 s, and the etching solution concentration is generally sulfuric acid: nitric acid: additive = 8: 4.5: 2 (Wt% The etching solution concentration in the wet etching of the ITO etching method of the embodiment of the present invention may be about 5% smaller than the above concentration (that is, about 95% of the above concentration), and the etching time may be reduced compared with the above time. About 3 seconds (that is, about 117s), in order to control the critical dimension of the etching, the temperature of the etching apparatus can be extended by the above temperature value (that is, 45 ° C); however, the invention is not limited thereto.
206、采用干法刻蚀工艺刻蚀掉ITO膜层中未被所述剩余光刻胶层覆盖的所述ITO膜层部分中经所述湿法刻蚀工艺刻蚀后的残留ITO膜层部分。206. Etching the portion of the residual ITO film layer etched by the wet etching process in the portion of the ITO film layer not covered by the remaining photoresist layer in the ITO film layer by a dry etching process .
例如,如图7中所示为采用干法刻蚀工艺完全刻蚀掉ITO膜层2中通过湿法刻蚀工艺刻蚀后残留的ITO部分21的结构图。For example, as shown in FIG. 7, the structure of the ITO portion 21 remaining after etching by the wet etching process in the ITO film layer 2 is completely etched by a dry etching process.
在本实施例中,还需设置干法刻蚀所采用的刻蚀设备以使其刻蚀条件满足预设条件。In this embodiment, an etching device used for dry etching is also required to make the etching condition satisfy the preset condition.
例如,本实施例中可用的干法刻蚀的设备包括:电感耦合等离子体 (Inductively Coupled Plasma,简称ICP)设备、等离子刻蚀(plasma etching,简称PE)设备、反应离子刻蚀(Reactive Ion Etching,简称RIE)设备等。例如,采用RIE设备进行干法刻蚀的时候,可以设置的预设条件的示例包括:刻蚀功率为100-1000w,压强为10-400毫托mtorr,使用的气体可以包括下面一项或任意项的组合:He、CHF3、Cl2、Ar、C2H4For example, the dry etching apparatus usable in this embodiment includes: Inductively Coupled Plasma (ICP) equipment, plasma etching (PE) equipment, and reactive ion etching (Reactive Ion Etching). , referred to as RIE) equipment. For example, when performing dry etching using the RIE apparatus, examples of preset conditions that can be set include: an etching power of 100-1000 w and a pressure of 10-400 mTorror, and the gas used may include one or any of the following Combination of terms: He, CHF 3 , Cl 2 , Ar, C 2 H 4 .
在一个示例中,采用RIE设备进行干法刻蚀的刻蚀条件包括:功率为1000W,压强为40mtorr,气体流量比He/Cl2=100/300sccm。In one example, the etching conditions for dry etching using the RIE apparatus include: a power of 1000 W, a pressure of 40 mtorr, and a gas flow ratio of He/Cl 2 = 100/300 sccm.
在另一个示例中,采用RIE设备进行干法刻蚀的刻蚀条件包括:功率为1000W,压强为40mtorr,气体流量比He/Cl2=50/300sccm。此时对应的非晶态的ITO的刻蚀速率分别为
Figure PCTCN2014091708-appb-000006
刻蚀均一性分别为8.5%和6.8%。
In another example, the etching conditions for dry etching using the RIE apparatus include: a power of 1000 W, a pressure of 40 mtorr, and a gas flow ratio of He/Cl 2 = 50/300 sccm. At this time, the etching rates of the corresponding amorphous ITOs are respectively
Figure PCTCN2014091708-appb-000006
The etching uniformity was 8.5% and 6.8%, respectively.
在又一个示例中,采用RIE设备进行干法刻蚀的刻蚀条件包括:功率为1000W,压强为40mtorr,气体流量比He/Cl2=100/300sccm。此时对应的多晶态的ITO的刻蚀速率为
Figure PCTCN2014091708-appb-000007
刻蚀均一性为11.1%。
In yet another example, the etching conditions for dry etching using the RIE apparatus include: a power of 1000 W, a pressure of 40 mtorr, and a gas flow ratio of He/Cl 2 = 100/300 sccm. At this time, the etching rate of the corresponding polycrystalline ITO is
Figure PCTCN2014091708-appb-000007
The etching uniformity was 11.1%.
再例如,在采用等离子刻蚀设备进行干法刻蚀时,等离子气体可以与光刻胶发生作用,使得后续进行的光刻胶剥离更加快速、容易和彻底。For another example, when dry etching is performed using a plasma etching apparatus, the plasma gas can interact with the photoresist to make the subsequent stripping of the photoresist faster, easier, and more thorough.
需要说明的是,此处只是举例说明采用干法刻蚀的刻蚀条件,本发明不限于此,而是可在实际应用中根据具体的运行环境选择适合的刻蚀条件作为预设条件。It should be noted that the etching conditions using dry etching are merely exemplified herein. The present invention is not limited thereto, and suitable etching conditions may be selected as preset conditions according to a specific operating environment in practical applications.
需要说明的是,设置干法刻蚀设备的刻蚀条件的这一过程可以是在步骤206之前的任一步骤进行,也可以与步骤206同时进行。具体的实施顺序可以根据实际运行环境的需要来选择。It should be noted that the process of setting the etching conditions of the dry etching apparatus may be performed at any step before step 206, or may be performed simultaneously with step 206. The specific implementation sequence can be selected according to the needs of the actual operating environment.
207、移除光刻胶层中通过湿法刻蚀工艺和干法刻蚀工艺刻蚀后残余的光刻胶。207. Remove the photoresist remaining in the photoresist layer after etching by a wet etching process and a dry etching process.
例如,如图8所示,可以用剥离液移除基板上剩余的感光性光刻胶层。For example, as shown in FIG. 8, the photosensitive photoresist layer remaining on the substrate can be removed with a stripping solution.
本实施例中,湿法刻蚀的持续时间可以根据刻蚀的ITO膜厚的剩余厚度(即,湿法刻蚀后的期望剩余膜厚)和选用的湿法刻蚀速率来确定,例如,一般期望采用湿法刻蚀后剩余的ITO膜厚小于原始ITO膜厚的5%;干法刻蚀的持续时间可以根据ITO膜层中通过湿法刻蚀后实际剩余的ITO膜厚和干法刻蚀的刻蚀速率计算得到的。相应计算方法 在本领域是已知的,在此不作详述。In this embodiment, the duration of the wet etching may be determined according to the remaining thickness of the ITO film thickness (ie, the desired residual film thickness after the wet etching) and the selected wet etching rate, for example, It is generally expected that the thickness of the remaining ITO film after wet etching is less than 5% of the thickness of the original ITO film; the duration of the dry etching can be based on the actual remaining ITO film thickness and dry method after wet etching in the ITO film layer. The etch rate of the etch is calculated. Corresponding calculation method It is known in the art and will not be described in detail herein.
本发明的实施例提供的ITO刻蚀方法中,先通过湿法刻蚀工艺刻蚀掉需要得到的图案化ITO膜层中不需要的ITO,然后再采用干法刻蚀工艺刻蚀掉通过湿法刻蚀后残留在相应位置的所有ITO,最终形成需要的图案化的ITO膜层,从而可以极大地提升产品的品质,避免单一的采用湿法刻蚀出现的刻蚀均一性不高、尤其是关键尺寸偏差控制难度较大的问题。采用本发明实施例提供的刻蚀方法可以很方便地得到需要的图案化的ITO膜层,可以提高设备的使用时间。本发明的实施例还提供一种阵列基板,该阵列基板包括:基板和覆盖基板的ITO像素电极层。其中,该ITO像素电极层是本发明至少一个实施例提供的、采用湿法刻蚀工艺和干法刻蚀工艺相结合的ITO膜层刻蚀工艺形成的。因此,该阵列基板中ITO像素电极层的制备方法以及相应结构和优势可参照上文中结合图1-7所作的描述,在此不作赘述。In the ITO etching method provided by the embodiment of the present invention, the unnecessary ITO in the patterned ITO film layer to be obtained is first etched by a wet etching process, and then etched through the wet process by a dry etching process. After etching, all the ITO remaining in the corresponding position finally forms the desired patterned ITO film layer, thereby greatly improving the quality of the product and avoiding the uniform etching uniformity of the single wet etching, especially It is a problem that the critical dimension deviation control is difficult. By using the etching method provided by the embodiment of the invention, the desired patterned ITO film layer can be conveniently obtained, and the use time of the device can be improved. Embodiments of the present invention also provide an array substrate including: a substrate and an ITO pixel electrode layer covering the substrate. The ITO pixel electrode layer is formed by an ITO film layer etching process which is combined with a wet etching process and a dry etching process provided by at least one embodiment of the present invention. Therefore, the preparation method and corresponding structure and advantages of the ITO pixel electrode layer in the array substrate can be referred to the descriptions in the above with reference to FIG. 1-7, and no further details are provided herein.
在本发明的实施例提供的阵列基板中,其ITO像素电极层是采用湿法刻蚀工艺和干法刻蚀工艺相结合的方案形成的,这解决了现有的阵列基板制作方案中进行ITO图案化刻蚀时由于ITO膜厚过大而出现刻蚀不干净和刻蚀速度较慢的问题,增强了显示面板的ITO图案化的刻蚀效果和在实际应用中的实用性,提高了刻蚀速率,同时降低了刻蚀成本,进而可以提高生产效率。In the array substrate provided by the embodiment of the present invention, the ITO pixel electrode layer is formed by a combination of a wet etching process and a dry etching process, which solves the problem of performing ITO in the existing array substrate fabrication scheme. In the pattern etching, the etch film is not clean and the etching speed is slow due to the excessive thickness of the ITO film, which enhances the etching effect of the ITO patterning of the display panel and the practicability in practical applications, and improves the engraving. The etch rate also reduces the etching cost, which in turn increases production efficiency.
以上实施方式仅用于说明本公开,而并非对本公开的限制,有关技术领域的普通技术人员,在不脱离本公开的精神和范围的情况下,还可以做出各种变化和变型,因此所有等同的技术方案也属于本公开的范畴,本公开的专利保护范围应由权利要求限定。The above embodiments are merely illustrative of the disclosure, and are not intended to limit the scope of the disclosure, and various changes and modifications can be made without departing from the spirit and scope of the disclosure. Equivalent technical solutions are also within the scope of the disclosure, and the scope of patent protection of the disclosure should be defined by the claims.
本申请要求于2014年5月5日提交的名称为“一种刻蚀方法和阵列基板”的中国专利申请No.201410187181.3的优先权,该申请全文以引用方式合并于本文。 The present application claims priority to Chinese Patent Application No. 201410187181.3, filed on May 5, 2014, which is hereby incorporated by reference.

Claims (14)

  1. 一种ITO膜层刻蚀方法,包括:An ITO film layer etching method, comprising:
    在基板上形成氧化铟锡(ITO)膜层;Forming an indium tin oxide (ITO) film layer on the substrate;
    在所述ITO膜层上形成光刻胶层;Forming a photoresist layer on the ITO film layer;
    在所述光刻胶层上方设置掩膜板,所述掩膜板不完全覆盖所述光刻胶层;Providing a mask above the photoresist layer, the mask not completely covering the photoresist layer;
    移除所述光刻胶层中未被所述掩膜板覆盖的光刻胶;Removing a photoresist in the photoresist layer that is not covered by the mask;
    采用湿法刻蚀工艺刻蚀掉所述ITO膜层中未被剩余光刻胶层覆盖的ITO膜层部分;Etching the portion of the ITO film layer that is not covered by the remaining photoresist layer in the ITO film layer by a wet etching process;
    采用干法刻蚀工艺刻蚀掉所述ITO膜层中未被剩余光刻胶层覆盖的所述ITO膜层部分中经所述湿法刻蚀工艺刻蚀后的残留ITO膜层部分。A portion of the ITO film layer in the portion of the ITO film layer that is not covered by the remaining photoresist layer is etched by the wet etching process in a portion of the ITO film layer by a dry etching process.
  2. 根据权利要求1所述的方法,还包括:The method of claim 1 further comprising:
    移除所述光刻胶层中通过所述湿法刻蚀工艺和所述干法刻蚀工艺刻蚀后残余的光刻胶。The photoresist remaining in the photoresist layer after etching by the wet etching process and the dry etching process is removed.
  3. 根据权利要求1或2所述的方法,还包括:The method of claim 1 or 2, further comprising:
    在干法刻蚀工艺之前或过程中,根据干法刻蚀所采用的刻蚀设备设置干法刻蚀工艺的刻蚀条件。Before or during the dry etching process, the etching conditions of the dry etching process are set according to the etching apparatus used for the dry etching.
  4. 根据权利要求3所述的方法,其中,所述刻蚀设备为RIE设备,所述预设条件包括刻蚀功率、所用气体类型和压强。The method of claim 3 wherein said etching device is a RIE device and said predetermined conditions include etching power, type of gas used, and pressure.
  5. 根据权利要求3所述的方法,其中,所述刻蚀设备为等离子刻蚀设备。The method of claim 3 wherein said etching device is a plasma etching device.
  6. 根据权利要求1-5中任一项所述的方法,其中,A method according to any one of claims 1 to 5, wherein
    所述基板上的所述ITO膜层的厚度大于待形成的ITO图案层的厚度。The thickness of the ITO film layer on the substrate is greater than the thickness of the ITO pattern layer to be formed.
  7. 根据权利要求6所述的方法,其中,在基板上形成ITO膜层的步骤中所述ITO膜层的厚度大于
    Figure PCTCN2014091708-appb-100001
    The method according to claim 6, wherein the step of forming the ITO film layer on the substrate has a thickness greater than that of the ITO film layer
    Figure PCTCN2014091708-appb-100001
  8. 根据权利要求1-7中任一项所述的方法,其中,在所述ITO膜层上形成光刻胶层的步骤中所述光刻胶层的厚度为1.0-1.2μm。The method according to any one of claims 1 to 7, wherein the photoresist layer has a thickness of 1.0 to 1.2 μm in the step of forming a photoresist layer on the ITO film layer.
  9. 根据权利要求1-8中任一项所述的方法,其中,在所述ITO膜 层上形成光刻胶层的步骤还包括前烘和后烘。The method according to any one of claims 1 to 8, wherein the ITO film The step of forming a photoresist layer on the layer further includes pre-baking and post-baking.
  10. 根据权利要求1-9中任一项所述的方法,还包括:The method of any of claims 1-9, further comprising:
    采用湿法刻蚀工艺刻蚀所述ITO膜层时,设置刻蚀液的浓度以使其小于或者等于预设浓度,所述预设浓度为硫酸:硝酸:添加物=8:4.5:2(Wt%)。When the ITO film layer is etched by a wet etching process, the concentration of the etching solution is set to be less than or equal to a preset concentration, and the predetermined concentration is sulfuric acid: nitric acid: additive = 8:4.5:2 ( Wt%).
  11. 根据权利要求10所述的方法,其中,设置刻蚀液的浓度以使其为所述预设浓度的95%。The method according to claim 10, wherein the concentration of the etching liquid is set to be 95% of the predetermined concentration.
  12. 根据权利要求1-11中任一项所述的方法,还包括:The method of any of claims 1-11, further comprising:
    采用湿法刻蚀工艺刻蚀所述ITO膜层时,设置刻蚀时间以使其小于预设时间,所述预设时间为120s。When the ITO film layer is etched by a wet etching process, an etching time is set to be less than a preset time, and the preset time is 120 s.
  13. 根据权利要求12所述的方法,其中,设置刻蚀时间以使其为117s。The method of claim 12, wherein the etching time is set to be 117 s.
  14. 一种阵列基板,包括:An array substrate comprising:
    基板;Substrate
    覆盖所述基板的ITO像素电极层,所述ITO像素电极层是通过根据权利要求1-13中任一项所述的刻蚀方法形成的。 An ITO pixel electrode layer covering the substrate, the ITO pixel electrode layer being formed by the etching method according to any one of claims 1-13.
PCT/CN2014/091708 2014-05-05 2014-11-19 Ito film etching method and array substrate comprising electrode layers formed by same WO2015169081A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201410187181.3 2014-05-05
CN201410187181.3A CN103972075A (en) 2014-05-05 2014-05-05 Etching method and array substrate

Publications (1)

Publication Number Publication Date
WO2015169081A1 true WO2015169081A1 (en) 2015-11-12

Family

ID=51241439

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2014/091708 WO2015169081A1 (en) 2014-05-05 2014-11-19 Ito film etching method and array substrate comprising electrode layers formed by same

Country Status (2)

Country Link
CN (1) CN103972075A (en)
WO (1) WO2015169081A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105785606A (en) * 2016-01-08 2016-07-20 郴州市晶讯光电有限公司 Liquid crystal display test board and manufacturing method thereof

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103972075A (en) * 2014-05-05 2014-08-06 京东方科技集团股份有限公司 Etching method and array substrate
CN105511176B (en) * 2016-01-29 2019-02-15 京东方科技集团股份有限公司 A kind of preparation method of array substrate
CN105914577B (en) * 2016-06-28 2019-05-03 杭州华锦电子有限公司 The lithographic method of laser multi-electrode tube encapsulation base plate
CN109461697B (en) * 2018-11-09 2021-07-09 武汉新芯集成电路制造有限公司 Etching method and method for manufacturing semiconductor device
CN109713159A (en) * 2018-12-26 2019-05-03 上海晶合光电科技有限公司 A kind of top electrode is patterned with the preparation method of organic electroluminescence devices
CN111384184A (en) * 2018-12-27 2020-07-07 北京铂阳顶荣光伏科技有限公司 Preparation method of electrode of solar cell
CN111384185A (en) * 2018-12-28 2020-07-07 北京铂阳顶荣光伏科技有限公司 Electrode machining method
CN111752017A (en) * 2019-03-28 2020-10-09 合肥精显电子科技有限公司 ITO pattern etching process for LCD production
CN113341070B (en) * 2021-05-26 2022-05-27 Tcl华星光电技术有限公司 Method for evaluating etching solution

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5094978A (en) * 1989-07-31 1992-03-10 Fujitsu Limited Method of patterning a transparent conductor
JP2001257192A (en) * 2000-03-13 2001-09-21 Matsushita Electric Ind Co Ltd Etching apparatus and etching method
JP2008078549A (en) * 2006-09-25 2008-04-03 Toppan Printing Co Ltd Patterning method
CN102629587A (en) * 2011-11-24 2012-08-08 京东方科技集团股份有限公司 Array substrate and manufacturing method thereof and display device
CN103972075A (en) * 2014-05-05 2014-08-06 京东方科技集团股份有限公司 Etching method and array substrate

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030127425A1 (en) * 2002-01-07 2003-07-10 Hirohiko Nishiki System and method for etching resin with an ozone wet etching process
JP2005163070A (en) * 2003-11-28 2005-06-23 Sharp Corp Etching solution, and etching method
KR20070017762A (en) * 2005-08-08 2007-02-13 엘지.필립스 엘시디 주식회사 Etchant composition, method of patterning electroconductive film using the same and method of fabricating flat panel display using the same

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5094978A (en) * 1989-07-31 1992-03-10 Fujitsu Limited Method of patterning a transparent conductor
JP2001257192A (en) * 2000-03-13 2001-09-21 Matsushita Electric Ind Co Ltd Etching apparatus and etching method
JP2008078549A (en) * 2006-09-25 2008-04-03 Toppan Printing Co Ltd Patterning method
CN102629587A (en) * 2011-11-24 2012-08-08 京东方科技集团股份有限公司 Array substrate and manufacturing method thereof and display device
CN103972075A (en) * 2014-05-05 2014-08-06 京东方科技集团股份有限公司 Etching method and array substrate

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105785606A (en) * 2016-01-08 2016-07-20 郴州市晶讯光电有限公司 Liquid crystal display test board and manufacturing method thereof

Also Published As

Publication number Publication date
CN103972075A (en) 2014-08-06

Similar Documents

Publication Publication Date Title
WO2015169081A1 (en) Ito film etching method and array substrate comprising electrode layers formed by same
CN104617114B (en) A kind of array base palte and preparation method thereof and display device
US9543338B2 (en) Array substrate, method for manufacturing the same, and display device
WO2015096416A1 (en) Thin-film transistor and manufacturing method therefor, array substrate and manufacturing method therefor
US9685556B2 (en) Thin film transistor and preparation method therefor, array substrate, and display apparatus
WO2015149469A1 (en) Preparation method of array substrate, array substrate and display device
WO2015043282A1 (en) Array substrate, manufacturing method therefor, and display apparatus
WO2014127587A1 (en) Array substrate and manufacturing method therefor, and display device
WO2015055054A1 (en) Array substrate and method for manufacturing same, and display device
US10503325B2 (en) Display device, touch panel and method for manufacturing the same
WO2014139283A1 (en) Array substrate and manufacturing method thereof, and display apparatus
US9276014B2 (en) Array substrate and method of fabricating the same, and liquid crystal display device
WO2017008333A1 (en) Manufacturing method for tft substrate structure
US8017460B2 (en) Method of manufacturing flat panel display
WO2015096312A1 (en) Array substrate and manufacturing method thereof, and display device
WO2015055030A1 (en) Array substrate, manufacturing method therefor and display device
US9627421B2 (en) Array substrate and method for manufacturing the same, and display device
WO2018170973A1 (en) Photomask for manufacturing tft by means of 4m process, and tft array manufacturing method using 4m process
WO2013181915A1 (en) Tft array substrate, method of fabricating same, and display device
WO2018028304A1 (en) Display substrate and method for fabricating same, and display panel
WO2014117444A1 (en) Array substrate and manufacturing method thereof, display device
US20150194660A1 (en) 3d barrier substrate, manufacturing method thereof and display device
US20210408070A1 (en) Array substrate and method for fabricating same
JP2013092613A (en) Liquid crystal display device, and method for manufacturing the same
WO2020073617A1 (en) Manufacturing method for thin-film transistor substrate, and thin-film transistor substrate

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 14891504

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205 DATED 12.01.2017)

122 Ep: pct application non-entry in european phase

Ref document number: 14891504

Country of ref document: EP

Kind code of ref document: A1