WO2011110900A1 - Stack of molded integrated circuit dies with side surface contact tracks - Google Patents
Stack of molded integrated circuit dies with side surface contact tracks Download PDFInfo
- Publication number
- WO2011110900A1 WO2011110900A1 PCT/IB2010/051073 IB2010051073W WO2011110900A1 WO 2011110900 A1 WO2011110900 A1 WO 2011110900A1 IB 2010051073 W IB2010051073 W IB 2010051073W WO 2011110900 A1 WO2011110900 A1 WO 2011110900A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- stack
- integrated circuit
- face
- electrical connections
- circuit dies
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/20—Structure, shape, material or disposition of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/568—Temporary substrate used as encapsulation process aid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
- H01L2221/68331—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding of passive members, e.g. die mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68345—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self supporting substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68368—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used in a transfer process involving at least two transfer steps, i.e. including an intermediate handle substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/20—Structure, shape, material or disposition of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/24137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1035—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the device being entirely enclosed by the support, e.g. high-density interconnect [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1064—Electrical connections provided on a side surface of one or more of the containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01075—Rhenium [Re]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Definitions
- the invention relates to forming electrical connections on integrated circuit packages, and in particular to methods of providing electroless metal plated connections on 3-dimensional stacks of integrated circuit packages.
- Integrated circuits are most commonly manufactured by techniques that rely on successive 2-dimensional patterning processes, resulting in integrated circu it (IC) d ies.
- the dies are packaged , typical ly i n a mouldable composition such as an epoxy resin, to protect the sensitive components from external environments in use. This process results in integrated circuit chips having a largely planar construction .
- Stacking techniques may be used to increase the density of chips in a g iven volume, for example by stacking circuit boards on which the chips are mounted.
- 3-dimensional stacks of IC dies in a single package include the absence of the need for wire bonds and the capability of different die sizes to be stacked internally while retaining a similar outer appearance and electrical layout.
- the electrical layout of a stack can be routed via one or more side wal ls of the package .
- a technique of applying electrical connection traces along the side faces of the stack is required.
- Various techniques may be possible, one of which is th at of electroless metal plating, being a well-known technique for depositing conductive metallic coatings on non-conductive, as well as conductive, substrates.
- This plating techn ique can be used to apply electrical connections on a 3-dimensional stack by applying an overall metallic coating followed by a patterning technique such as laser patterning to form individual traces.
- Laser patterning is, however, problematic due to i) being expensive; ii) tending to result in peeling of the deposited metall ic layer; and i i i) penetration of the laser into the intermediate layers of the stack (e.g. glue or foil layers), causing defects.
- a method of forming electrical connections on an integrated circuit package comprising:
- step of selectively removing a portion of the metallic layer comprises sawing a plurality of grooves along the side face of the stack, the grooves extending between an upper face and the lower face of the stack.
- the invention overcomes the problems associated with laser machining.
- a finer pitch is possible by using a sawing process, and the invention has the further advantage that the same or similar equipment can be used for package singulation (i.e. d ividing the stacks from a stacked wafer package) as for the metal patterning process.
- an integrated circuit package comprising a cuboid-shaped stack within which are moulded a plurality of integrated circuit dies, the stack having a lower face with a plurality of electrical connections provided thereon, a plurality of tracks being provided along a side face of the stack to connect the plurality of electrical connections with each of the plurality of integrated circuit dies, each track separated from adjacent tracks by a groove extending between an upper face and the lower face of the stack.
- FIG. 1 a to 1 d illustrate in schematic cross-section a process for providing a wafer comprising an array of semiconductor dies
- figure 2 is a plan view of an exemplary wafer resulting from the process of figures 1 a to 1 d;
- FIGS. 3a and 3b are schematic cross-sectional and plan views of a portion of a wafer comprising an array of dies;
- figure 4a is a schematic cross-sectional view of a wafer having electrical fan-out connections
- figure 4b is a schematic cross-sectional view of the wafer of figure 4a upon separation from a support substrate;
- FIGS. 5a to 5d are schematic cross-sectional views illustrating a process of building up a stack of wafers
- figure 6 is a schematic cross-sectional view of a stack of wafers after division into individual stacks
- FIGS. 7a to 7c illustrate in schematic perspective views a process of providing conductive tracks along side faces of a stack
- figure 8 is a schematic cross-sectional view of a stack mounted on a
- FIGS 1 a to 1 d illustrate an exemplary process for obtaining a wafer-scale chip package.
- individual semiconductor dies (or chips) 1 10 are placed on a carrier substrate 120, the chips being attached to the carrier substrate 1 20 by means of an temporary bond ing layer, for exam ple in the form of a dou ble-side adhesive tape 130.
- each die is tested before being placed on the carrier substrate 120, so that only functioning dies are used.
- the dies 1 10 are moulded into a wafer 150 by applying a moulding compound 140 around the dies.
- the underside of each die 1 10, on which electrical connections are to be made, is protected from the moulding compound 140 by being attached to the carrier substrate 120.
- FIG. 1 c A third step, shown in figure 1 c, the wafer 150 is separated from the carrier substrate 120.
- the wafer 150, with electrical connections on the exposed surfaces 160 of the now embedded dies 1 10 (figure 1 d), can then be handled as a single unit during subsequent processing steps.
- a plan view of an exemplary wafer 150, in which a 2-dimensional array of dies 1 10 is embedded, is shown in figure 2.
- FIGs 3a and 3b illustrate schematically a subsequent step performed on each wafer, which provides fan-out electrical connection traces from each die 1 10.
- Electrical connections between adjacent dies 310a, 31 0b are deposited on a surface of the wafer 1 50, one such connection 320 being shown in figure 3b.
- Each connection 320 connects a d ie pad 330 of one d ie 31 0a to that of another die 310b.
- These connections 320 are also shown in cross-section in figure 4a, which illustrates the wafer 150 now attached to a carrier substrate 420 with the exposed surfaces on the dies 310 face-up to allow the connections 320 to be applied.
- the wafer 1 50 is then separated from the carrier substrate 420 after the connections are applied (figure 4b).
- FIGs 5a to 5d illustrate further processing stages involved in creating a 3-dimensional stack of wafers.
- a glue layer 510 is applied to a face of each wafer 150.
- a first wafer 150a is attached to a carrier substrate 520 (figure 5b).
- a second wafer 1 50b is then attached to the first wafer 150a with the glue layer 510 (figure 5c).
- the process is repeated (figu re 5d ) u ntil sufficient layers have been assembled.
- a 3-dimensional stack 530 is then formed in which each layer 1 50a, 1 50b, 1 50c comprises a 2-dimensional array of dies that are electrically connected within the plane of the layer but the layers are electrically isolated from each other by the compound moulding material 140 and glue layers 510.
- the 3-dimensional stack 530 in th is case comprising four wafer layers, is then divided into individual stacks 630a-d in a machining operation.
- the machining operation preferably comprises a series of sawing operations, for example using a computer-controlled grinding disc to accurately saw through the wafers between adjacent dies. This machining operation exposes electrical connections 650 on side faces of each of the stacks 630a-d.
- the individual stacks 630a-d can then be removed from the carrier substrate 520.
- Figures 7a to 7c illustrate schematically a subsequent series of processing steps to form electrical connections between each layer of the individual stacks 630.
- the stacks 630 are first subjected to an electroless metal plating process, which deposits a metallic layer 710 over at least one side face 640 of the stack 630. This process may be performed while the stacks 630a-d are on the carrier substrate 520, so that electrical output connections on the lower face 650 of each stack are protected.
- a particular preferred material for use as the deposited metal layer 71 0 is a nickel and gold composition (N i-Au).
- N i-Au nickel and gold composition
- Various processes for electroless metal deposition are known in the art, and need not be described here in detail. Further information regarding an exemplary electroless N i plating process su itable for use with the invention is disclosed by W. Riedel in "Electroless Nickel Plating", ASM International, 1991 .
- portions of the metallic layer 710 are selectively removed from the side face 640 of the stack 630 by means of a sawing operation (figure 7b).
- a rotating grinding disc 720 may be used to machine narrow grooves 730 along the side face 640 of the stack, forming a plurality of conductive tracks 740 along the side face.
- the remaining metallic layer now in the form of conductive tracks extending between an upper surface and the lower surface 650 of the stack 630, connects with the electrical connections 320 (figure 4a) provided on each layer of the stack, so that a connection can be made from the lower face 650 of the stack 630 to each of the individual dies in the stack (figure 7c).
- a positioning precision of around 7 ⁇ is currently possible for the selective sawing step, allowing conductive tracks with a pitch of the order of 25 ⁇ to be produced.
- the selective sawing process results in several advantages over other techniques such as laser patterning. Firstly, the same equipment can be used that may already be in place for dividing the packag es from a stack of wafers, therefore requiring only minor reconfigurations in the process line. Secondly, fine machining by sawing is a well known and mature processing technique, and can achieve high levels of accuracy with low set-up costs as compared with laser machining. Thirdly, sawing can result in a finer scale pitch, and with less resulting surface and sub-surface damage, than laser machining.
- the finished form of a stack 630 is shown schematically in figure 8, as attached to a printed circuit board (PCB) by a ball grid array 810.
- the lower face 650 of the stack 630 provides the electrical connections to the PCB via a ball grid array 810.
- a redistribution layer 820 on the lower face 630 of the stack allows for appropriate connections on the lower surface to be made to one or more of the side faces 640, on which are provided the conductive tracks 740 resulting from the preceding stages.
- each layer of the stack 630 which may be provided with different fan-out connections to connect with different conductive tracks along one or more side faces of the stack, can be addressed through the connections provided on the lower face 650.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
A method of forming electrical connections on an integrated circuit package, the method comprising: providing a cuboid-shaped stack (630) within which are moulded a plurality of integrated circuit dies, the stack having a lower face (650) with a plurality of electrical connections provided thereon; electroless metal plating the stack to deposit a metallic layer (710) on a side face of the stack; selectively removing a portion of the metallic layer on the side face of the stack to form a plurality of conductive tracks (740) along the side face, the conductive tracks electrically connecting each of the integrated circuit dies to a selection of the electrical connections on the lower face of the stack, wherein the step of selectively removing a portion of the metallic layer comprises sawing a plurality of grooves (730) along the side face of the stack, the grooves extending between an upper face and the lower face of the stack.
Description
STACK OF MOLDED INTEGRATED CIRCUIT DIES WITH SIDE SURFACE CONTACT TRACKS
The invention relates to forming electrical connections on integrated circuit packages, and in particular to methods of providing electroless metal plated connections on 3-dimensional stacks of integrated circuit packages.
Integrated circuits are most commonly manufactured by techniques that rely on successive 2-dimensional patterning processes, resulting in integrated circu it (IC) d ies. The dies are packaged , typical ly i n a mouldable composition such as an epoxy resin, to protect the sensitive components from external environments in use. This process results in integrated circuit chips having a largely planar construction . Stacking techniques may be used to increase the density of chips in a g iven volume, for example by stacking circuit boards on which the chips are mounted.
Further improvements in density can be provided by stacking the dies themselves in a 3-dimensional integrated circuit package, resulting in cuboid-shaped packages that can be compatible with existing surface mounting techniques such as BGA (Ball Grid Array) and LGA (Land Grid Array) connections. A problem with such packages, however, is that of being able to red istribute electrical connections to th e I C d i es i n successive layers of the package. For reasons of economies of scale, each stack of dies is typically required to be cut from a stack of wafers each of which is made up of a 2-dimensional array of dies. This cutting process prevents electrical connections from being made between the dies to a base layer of the stack (e.g. for connection to a motherboard via a BGA) until after the stacks are divided from the stack of wafers. A method is therefore required to allow electrical connections to be made along one or more side faces of the stacks after division.
Advantages of forming 3-dimensional stacks of IC dies in a single package include the absence of the need for wire bonds and the capability of different die sizes to be stacked internally while retaining a similar outer appearance and electrical layout. The electrical layout of a stack can be routed via one or more side wal ls of the package . Although a 3- dimensional stack may add further cost to the overall packaging process, this can outweigh the alternative costs involved in stacking packages on circuit boards, as well as result in a substantial overall saving in total volume for a given function.
To form the required electrical layout on a 3-dimensional stack, a technique of applying electrical connection traces along the side faces of the stack is required. Various techniques may be possible, one of which is th at of electroless metal plating, being a well-known technique for depositing conductive metallic coatings on non-conductive, as well as conductive, substrates. This plating techn ique can be used to apply electrical connections on a 3-dimensional stack by applying an overall metallic coating followed by a patterning technique such as laser patterning to form individual traces. Laser patterning is, however, problematic due to i) being expensive; ii) tending to result in peeling of the deposited metall ic layer; and i i i) penetration of the laser into the intermediate layers of the stack (e.g. glue or foil layers), causing defects.
It is an object of the invention to address one or more of the above mentioned problems, to provide an electrical routing solution for a 3- dimensional stack of IC dies in a single package.
According to a first aspect of the invention there is provided a method of forming electrical connections on an integrated circuit package, the method comprising:
providing a cuboid-shaped stack within which is moulded a plurality of integrated circuit dies, the stack having a lower face with a plurality of electrical connections provided thereon;
electroless metal plating the stack to deposit a metallic layer on a side face of the stack; and
selectively removing a portion of the metallic layer on the side face of the stack to form a plurality of conductive tracks along the side face, the conductive tracks electrically connecting each of the integrated circuit dies to a selection of the electrical connections on the lower face of the stack,
wherein the step of selectively removing a portion of the metallic layer comprises sawing a plurality of grooves along the side face of the stack, the grooves extending between an upper face and the lower face of the stack.
By using a sawing process to form the individual conductive tracks along the side wall(s) of the stack, the invention overcomes the problems associated with laser machining. In addition, a finer pitch is possible by using a sawing process, and the invention has the further advantage that the same or similar equipment can be used for package singulation (i.e. d ividing the stacks from a stacked wafer package) as for the metal patterning process.
According to a second aspect of the invention there is provided an integrated circuit package comprising a cuboid-shaped stack within which are moulded a plurality of integrated circuit dies, the stack having a lower face with a plurality of electrical connections provided thereon, a plurality of tracks being provided along a side face of the stack to connect the plurality of electrical connections with each of the plurality of integrated circuit dies, each track separated from adjacent tracks by a groove extending between an upper face and the lower face of the stack.
The invention wil l now be described by way of example with reference to the appended drawings in which:
figures 1 a to 1 d illustrate in schematic cross-section a process for providing a wafer comprising an array of semiconductor dies;
figure 2 is a plan view of an exemplary wafer resulting from the process of figures 1 a to 1 d;
figures 3a and 3b are schematic cross-sectional and plan views of a portion of a wafer comprising an array of dies;
figure 4a is a schematic cross-sectional view of a wafer having electrical fan-out connections;
figure 4b is a schematic cross-sectional view of the wafer of figure 4a upon separation from a support substrate;
figures 5a to 5d are schematic cross-sectional views illustrating a process of building up a stack of wafers;
figure 6 is a schematic cross-sectional view of a stack of wafers after division into individual stacks;
figures 7a to 7c illustrate in schematic perspective views a process of providing conductive tracks along side faces of a stack; and
figure 8 is a schematic cross-sectional view of a stack mounted on a
PCB.
Figures 1 a to 1 d illustrate an exemplary process for obtaining a wafer-scale chip package. As shown in figure 1 a, in a first step individual semiconductor dies (or chips) 1 10 are placed on a carrier substrate 120, the chips being attached to the carrier substrate 1 20 by means of an temporary bond ing layer, for exam ple in the form of a dou ble-side adhesive tape 130. Preferably each die is tested before being placed on the carrier substrate 120, so that only functioning dies are used.
In a second step, shown in figure 1 b, the dies 1 10 are moulded into a wafer 150 by applying a moulding compound 140 around the dies. The underside of each die 1 10, on which electrical connections are to be made, is protected from the moulding compound 140 by being attached to the carrier substrate 120.
In a third step, shown in figure 1 c, the wafer 150 is separated from the carrier substrate 120. The wafer 150, with electrical connections on the exposed surfaces 160 of the now embedded dies 1 10 (figure 1 d), can
then be handled as a single unit during subsequent processing steps. A plan view of an exemplary wafer 150, in which a 2-dimensional array of dies 1 10 is embedded, is shown in figure 2.
Figures 3a and 3b illustrate schematically a subsequent step performed on each wafer, which provides fan-out electrical connection traces from each die 1 10. Electrical connections between adjacent dies 310a, 31 0b are deposited on a surface of the wafer 1 50, one such connection 320 being shown in figure 3b. Each connection 320 connects a d ie pad 330 of one d ie 31 0a to that of another die 310b. These connections 320 are also shown in cross-section in figure 4a, which illustrates the wafer 150 now attached to a carrier substrate 420 with the exposed surfaces on the dies 310 face-up to allow the connections 320 to be applied. The wafer 1 50 is then separated from the carrier substrate 420 after the connections are applied (figure 4b).
Figures 5a to 5d illustrate further processing stages involved in creating a 3-dimensional stack of wafers. Shown in figure 5a, a glue layer 510 is applied to a face of each wafer 150. A first wafer 150a is attached to a carrier substrate 520 (figure 5b). A second wafer 1 50b is then attached to the first wafer 150a with the glue layer 510 (figure 5c). The process is repeated (figu re 5d ) u ntil sufficient layers have been assembled. A 3-dimensional stack 530 is then formed in which each layer 1 50a, 1 50b, 1 50c comprises a 2-dimensional array of dies that are electrically connected within the plane of the layer but the layers are electrically isolated from each other by the compound moulding material 140 and glue layers 510.
As shown in figure 6, the 3-dimensional stack 530, in th is case comprising four wafer layers, is then divided into individual stacks 630a-d in a machining operation. The machining operation preferably comprises a series of sawing operations, for example using a computer-controlled grinding disc to accurately saw through the wafers between adjacent dies. This machining operation exposes electrical connections 650 on side faces
of each of the stacks 630a-d. The individual stacks 630a-d can then be removed from the carrier substrate 520.
Figures 7a to 7c illustrate schematically a subsequent series of processing steps to form electrical connections between each layer of the individual stacks 630. The stacks 630 are first subjected to an electroless metal plating process, which deposits a metallic layer 710 over at least one side face 640 of the stack 630. This process may be performed while the stacks 630a-d are on the carrier substrate 520, so that electrical output connections on the lower face 650 of each stack are protected.
A particular preferred material for use as the deposited metal layer 71 0 is a nickel and gold composition (N i-Au). Various processes for electroless metal deposition are known in the art, and need not be described here in detail. Further information regarding an exemplary electroless N i plating process su itable for use with the invention is disclosed by W. Riedel in "Electroless Nickel Plating", ASM International, 1991 .
After electroless plating, portions of the metallic layer 710 are selectively removed from the side face 640 of the stack 630 by means of a sawing operation (figure 7b). A rotating grinding disc 720 may be used to machine narrow grooves 730 along the side face 640 of the stack, forming a plurality of conductive tracks 740 along the side face. The remaining metallic layer, now in the form of conductive tracks extending between an upper surface and the lower surface 650 of the stack 630, connects with the electrical connections 320 (figure 4a) provided on each layer of the stack, so that a connection can be made from the lower face 650 of the stack 630 to each of the individual dies in the stack (figure 7c).
A positioning precision of around 7μηη is currently possible for the selective sawing step, allowing conductive tracks with a pitch of the order of 25 μΐη to be produced. The selective sawing process results in several
advantages over other techniques such as laser patterning. Firstly, the same equipment can be used that may already be in place for dividing the packag es from a stack of wafers, therefore requiring only minor reconfigurations in the process line. Secondly, fine machining by sawing is a well known and mature processing technique, and can achieve high levels of accuracy with low set-up costs as compared with laser machining. Thirdly, sawing can result in a finer scale pitch, and with less resulting surface and sub-surface damage, than laser machining.
The finished form of a stack 630 is shown schematically in figure 8, as attached to a printed circuit board (PCB) by a ball grid array 810. The lower face 650 of the stack 630 provides the electrical connections to the PCB via a ball grid array 810. A redistribution layer 820 on the lower face 630 of the stack, allows for appropriate connections on the lower surface to be made to one or more of the side faces 640, on which are provided the conductive tracks 740 resulting from the preceding stages. With appropriate configuration of connections, each layer of the stack 630, which may be provided with different fan-out connections to connect with different conductive tracks along one or more side faces of the stack, can be addressed through the connections provided on the lower face 650.
Other embodiments are intentionally within the scope of the invention as defined by the appended claims.
Claims
1 . A method of forming electrical connections on an integrated circuit package, the method comprising:
providing a cuboid-shaped stack within which are moulded a plurality of integrated circuit dies, the stack having a lower face with a plurality of electrical connections provided thereon;
electroless metal plating the stack to deposit a metallic layer on a side face of the stack; and
selectively removing a portion of the metallic layer on the side face of the stack to form a plurality of conductive tracks along the side face, the conductive tracks electrically connecting each of the integrated circuit dies to a selection of the electrical connections on the lower face of the stack,
wherein the step of selectively removing a portion of the metallic layer comprises sawing a plurality of grooves along the side face of the stack, the grooves extending between an upper face and the lower face of the stack.
2. The method of claim 1 comprising the preceding steps of: providing a plural ity of wafers, each wafer comprising a planar array of integrated circuit dies;
applying electrical connection traces to a first face of each wafer;
stacking the plurality of wafers to form a 3 dimensional array of integrated circuit dies; and
d ivid ing the array into a plural ity of said cuboid-shaped stacks by cutting the stack of wafers between adjacent integrated circuit dies.
3. The method of claim 1 wherein the metallic layer comprises nickel and gold.
4. The method of claim 1 wherein the step of electroless metal plating is carried out prior to removal of the stack from a carrier substrate on which a plurality of said stacks are mounted.
5. An integrated circuit package comprising a cuboid-shaped stack within which are moulded a plurality of integrated circuit dies, the stack having a lower face with a plurality of electrical connections provided thereon, a plurality of tracks being provided along a side face of the stack to connect the plurality of electrical connections with each of the plurality of integrated circuit dies, each track separated from adjacent tracks by a groove extending between an upper face and the lower face of the stack.
6. The integrated circuit package of claim 5 wherein the plurality of tracks are formed of an electroless deposited metal layer.
7. The integrated circuit package of claim 6 wherein the metal layer comprises nickel and gold.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/IB2010/051073 WO2011110900A1 (en) | 2010-03-12 | 2010-03-12 | Stack of molded integrated circuit dies with side surface contact tracks |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/IB2010/051073 WO2011110900A1 (en) | 2010-03-12 | 2010-03-12 | Stack of molded integrated circuit dies with side surface contact tracks |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2011110900A1 true WO2011110900A1 (en) | 2011-09-15 |
Family
ID=42715601
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/IB2010/051073 WO2011110900A1 (en) | 2010-03-12 | 2010-03-12 | Stack of molded integrated circuit dies with side surface contact tracks |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO2011110900A1 (en) |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5547906A (en) * | 1992-09-14 | 1996-08-20 | Badehi; Pierre | Methods for producing integrated circuit devices |
WO2001045172A1 (en) * | 1999-12-15 | 2001-06-21 | 3D Plus | Method and device for interconnecting electronic components in three dimensions |
US20030047353A1 (en) * | 2001-09-07 | 2003-03-13 | Yamaguchi James Satsuo | Multilayer modules with flexible substrates |
US20060055039A1 (en) * | 2002-02-07 | 2006-03-16 | Floyd Eide | Stackable layer containing ball grid array package |
EP1693892A2 (en) * | 2005-02-22 | 2006-08-23 | Irvine Sensors Corporation | Stacked microelectronic layer and module with three-axis channel T-connects |
US20070158805A1 (en) * | 2002-04-22 | 2007-07-12 | Gann Keith | BGA-scale stacks comprised of layers containing integrated circuit die and a method for making the same |
US20090085224A1 (en) * | 2007-10-02 | 2009-04-02 | Samsung Electronics Co., Ltd. | Stack-type semiconductor package |
EP2053646A1 (en) * | 2007-10-26 | 2009-04-29 | 3D Plus | Method for vertical interconnection inside 3D electronic modules using vias |
US20090160065A1 (en) * | 2006-10-10 | 2009-06-25 | Tessera, Inc. | Reconstituted Wafer Level Stacking |
-
2010
- 2010-03-12 WO PCT/IB2010/051073 patent/WO2011110900A1/en active Application Filing
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5547906A (en) * | 1992-09-14 | 1996-08-20 | Badehi; Pierre | Methods for producing integrated circuit devices |
WO2001045172A1 (en) * | 1999-12-15 | 2001-06-21 | 3D Plus | Method and device for interconnecting electronic components in three dimensions |
US20030047353A1 (en) * | 2001-09-07 | 2003-03-13 | Yamaguchi James Satsuo | Multilayer modules with flexible substrates |
US20060055039A1 (en) * | 2002-02-07 | 2006-03-16 | Floyd Eide | Stackable layer containing ball grid array package |
US20070158805A1 (en) * | 2002-04-22 | 2007-07-12 | Gann Keith | BGA-scale stacks comprised of layers containing integrated circuit die and a method for making the same |
EP1693892A2 (en) * | 2005-02-22 | 2006-08-23 | Irvine Sensors Corporation | Stacked microelectronic layer and module with three-axis channel T-connects |
US20090160065A1 (en) * | 2006-10-10 | 2009-06-25 | Tessera, Inc. | Reconstituted Wafer Level Stacking |
US20090085224A1 (en) * | 2007-10-02 | 2009-04-02 | Samsung Electronics Co., Ltd. | Stack-type semiconductor package |
EP2053646A1 (en) * | 2007-10-26 | 2009-04-29 | 3D Plus | Method for vertical interconnection inside 3D electronic modules using vias |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9257415B2 (en) | Stacked microelectronic packages having sidewall conductors and methods for the fabrication thereof | |
US9299670B2 (en) | Stacked microelectronic packages having sidewall conductors and methods for the fabrication thereof | |
US10861760B2 (en) | Method of manufacturing semiconductor devices and corresponding semiconductor device | |
US20170141084A1 (en) | Microelectronic packages having embedded sidewall substrates and methods for the producing thereof | |
US7727875B2 (en) | Grooving bumped wafer pre-underfill system | |
US7344917B2 (en) | Method for packaging a semiconductor device | |
US8058098B2 (en) | Method and apparatus for fabricating a plurality of semiconductor devices | |
US9502391B2 (en) | Semiconductor package, fabrication method therefor, and package-on package | |
US7511379B1 (en) | Surface mountable direct chip attach device and method including integral integrated circuit | |
CN108604582B (en) | Carrying ultra-thin substrates | |
US7115483B2 (en) | Stacked chip package having upper chip provided with trenches and method of manufacturing the same | |
US20070128737A1 (en) | Microelectronic devices and methods for packaging microelectronic devices | |
US11508712B2 (en) | Method of manufacturing a package-on-package type semiconductor package | |
US8093102B2 (en) | Process of forming an electronic device including a plurality of singulated die | |
US20160189983A1 (en) | Method and structure for fan-out wafer level packaging | |
US11908805B2 (en) | Semiconductor packages and associated methods with solder mask opening(s) for in-package ground and conformal coating contact | |
US9524950B2 (en) | Stacked microelectronic packages having sidewall conductors and methods for the fabrication thereof | |
JP2004342861A (en) | Chip type electronic component, dummy wafer, methods of manufacturing them, and packaging structure of electronic component | |
KR101573314B1 (en) | Package On Package | |
US7208346B2 (en) | Methods of forming interposers on surfaces of dies of a wafer | |
EP2207200A1 (en) | Stack of molded integrated circuit dies with side surface contact tracks | |
WO2011110900A1 (en) | Stack of molded integrated circuit dies with side surface contact tracks | |
KR101060120B1 (en) | Chip scale semiconductor package and manufacturing method thereof | |
CN114373688A (en) | Three-dimensional fan-out type wafer level packaging method and packaging structure | |
EP2202789A1 (en) | Stack of molded integrated circuit dies with side surface contact tracks |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 10712782 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 10712782 Country of ref document: EP Kind code of ref document: A1 |