WO2010059361A3 - Methods and apparatus for producing semiconductor on insulator structures using directed exfoliation - Google Patents

Methods and apparatus for producing semiconductor on insulator structures using directed exfoliation Download PDF

Info

Publication number
WO2010059361A3
WO2010059361A3 PCT/US2009/062504 US2009062504W WO2010059361A3 WO 2010059361 A3 WO2010059361 A3 WO 2010059361A3 US 2009062504 W US2009062504 W US 2009062504W WO 2010059361 A3 WO2010059361 A3 WO 2010059361A3
Authority
WO
WIPO (PCT)
Prior art keywords
methods
exfoliation
directed
semiconductor wafer
producing semiconductor
Prior art date
Application number
PCT/US2009/062504
Other languages
French (fr)
Other versions
WO2010059361A2 (en
Inventor
Sarko Cherekdjian
Jeffrey S. Cites
James G. Couillard
Richard O. Maschmeyer
Michael J. Moore
Alex Usenko
Original Assignee
Corning Incorporated
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US12/290,384 external-priority patent/US8003491B2/en
Priority claimed from US12/290,362 external-priority patent/US7816225B2/en
Application filed by Corning Incorporated filed Critical Corning Incorporated
Priority to CN200980143710.7A priority Critical patent/CN102203934B/en
Priority to JP2011534746A priority patent/JP5650652B2/en
Priority to EP09744303A priority patent/EP2356676A2/en
Publication of WO2010059361A2 publication Critical patent/WO2010059361A2/en
Publication of WO2010059361A3 publication Critical patent/WO2010059361A3/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/782—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, each consisting of a single circuit element
    • H01L21/786—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, each consisting of a single circuit element the substrate being other than a semiconductor body, e.g. insulating body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body

Abstract

Methods and apparatus provide for forming a semiconductor-on-insulator (SOI) structure, including subjecting a implantation surface of a donor semiconductor wafer to an ion implantation step to create a weakened slice in cross-section defining an exfoliation layer of the donor semiconductor wafer; and subjecting the donor semiconductor wafer to a spatial variation step, either before, during or after the ion implantation step, such that at least one parameter of the weakened slice varies spatially across the weakened slice in at least one of X- and Y- axial directions.
PCT/US2009/062504 2008-10-30 2009-10-29 Methods and apparatus for producing semiconductor on insulator structures using directed exfoliation WO2010059361A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN200980143710.7A CN102203934B (en) 2008-10-30 2009-10-29 Methods and apparatus for producing semiconductor on insulator structures using directed exfoliation
JP2011534746A JP5650652B2 (en) 2008-10-30 2009-10-29 Method and apparatus for making semiconductor structure on insulator using directed surface peeling
EP09744303A EP2356676A2 (en) 2008-10-30 2009-10-29 Methods and apparatus for producing semiconductor on insulator structures using directed exfoliation

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US12/290,384 US8003491B2 (en) 2008-10-30 2008-10-30 Methods and apparatus for producing semiconductor on insulator structures using directed exfoliation
US12/290,362 2008-10-30
US12/290,362 US7816225B2 (en) 2008-10-30 2008-10-30 Methods and apparatus for producing semiconductor on insulator structures using directed exfoliation
US12/290,384 2008-10-30

Publications (2)

Publication Number Publication Date
WO2010059361A2 WO2010059361A2 (en) 2010-05-27
WO2010059361A3 true WO2010059361A3 (en) 2010-08-12

Family

ID=41559616

Family Applications (2)

Application Number Title Priority Date Filing Date
PCT/US2009/062531 WO2010059367A2 (en) 2008-10-30 2009-10-29 Methods and apparatus for producing semiconductor on insulator structures using directed exfoliation
PCT/US2009/062504 WO2010059361A2 (en) 2008-10-30 2009-10-29 Methods and apparatus for producing semiconductor on insulator structures using directed exfoliation

Family Applications Before (1)

Application Number Title Priority Date Filing Date
PCT/US2009/062531 WO2010059367A2 (en) 2008-10-30 2009-10-29 Methods and apparatus for producing semiconductor on insulator structures using directed exfoliation

Country Status (6)

Country Link
EP (2) EP2359400A2 (en)
JP (2) JP5650652B2 (en)
KR (2) KR20110081318A (en)
CN (2) CN102203934B (en)
TW (2) TWI451534B (en)
WO (2) WO2010059367A2 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5703853B2 (en) * 2011-03-04 2015-04-22 信越半導体株式会社 Manufacturing method of bonded wafer
FR3055063B1 (en) * 2016-08-11 2018-08-31 Soitec METHOD OF TRANSFERRING A USEFUL LAYER
CN111834205B (en) * 2020-07-07 2021-12-28 中国科学院上海微系统与信息技术研究所 Heterogeneous semiconductor film and preparation method thereof
CN114975765A (en) * 2022-07-19 2022-08-30 济南晶正电子科技有限公司 Composite single crystal piezoelectric film and preparation method thereof

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6054370A (en) * 1998-06-30 2000-04-25 Intel Corporation Method of delaminating a pre-fabricated transistor layer from a substrate for placement on another wafer
US20010007790A1 (en) * 1998-06-23 2001-07-12 Henley Francois J. Pre-semiconductor process implant and post-process film separation
WO2003032384A1 (en) * 2001-10-11 2003-04-17 Commissariat A L'energie Atomique Method for making thin layers containing microcomponents
EP1429381A2 (en) * 2002-12-10 2004-06-16 S.O.I.Tec Silicon on Insulator Technologies A method for manufacturing a material compound
US20060220127A1 (en) * 2003-04-22 2006-10-05 Forschungszentrum Julich Gmbh Method for producing a tensioned layer on a substrate, and a layer structure

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2714524B1 (en) * 1993-12-23 1996-01-26 Commissariat Energie Atomique PROCESS FOR MAKING A RELIEF STRUCTURE ON A SUPPORT IN SEMICONDUCTOR MATERIAL
US6013563A (en) * 1997-05-12 2000-01-11 Silicon Genesis Corporation Controlled cleaning process
TW437078B (en) * 1998-02-18 2001-05-28 Canon Kk Composite member, its separation method, and preparation method of semiconductor substrate by utilization thereof
JP3031904B2 (en) * 1998-02-18 2000-04-10 キヤノン株式会社 Composite member, method of separating the same, and method of manufacturing semiconductor substrate using the same
FR2811807B1 (en) * 2000-07-12 2003-07-04 Commissariat Energie Atomique METHOD OF CUTTING A BLOCK OF MATERIAL AND FORMING A THIN FILM
JP2002124652A (en) * 2000-10-16 2002-04-26 Seiko Epson Corp Manufacturing method of semiconductor substrate, the semiconductor substrate, electro-optical device, and electronic appliance
FR2847077B1 (en) * 2002-11-12 2006-02-17 Soitec Silicon On Insulator SEMICONDUCTOR COMPONENTS, PARTICULARLY OF THE MIXED SOI TYPE, AND METHOD OF MAKING SAME
US7176528B2 (en) 2003-02-18 2007-02-13 Corning Incorporated Glass-based SOI structures
US7148124B1 (en) * 2004-11-18 2006-12-12 Alexander Yuri Usenko Method for forming a fragile layer inside of a single crystalline substrate preferably for making silicon-on-insulator wafers
JP2006324051A (en) * 2005-05-17 2006-11-30 Nissin Ion Equipment Co Ltd Charge particle beam irradiation method and device
JP4977999B2 (en) * 2005-11-21 2012-07-18 株式会社Ｓｕｍｃｏ Manufacturing method of bonded substrate and bonded substrate manufactured by the method
US7691730B2 (en) * 2005-11-22 2010-04-06 Corning Incorporated Large area semiconductor on glass insulator

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010007790A1 (en) * 1998-06-23 2001-07-12 Henley Francois J. Pre-semiconductor process implant and post-process film separation
US6054370A (en) * 1998-06-30 2000-04-25 Intel Corporation Method of delaminating a pre-fabricated transistor layer from a substrate for placement on another wafer
WO2003032384A1 (en) * 2001-10-11 2003-04-17 Commissariat A L'energie Atomique Method for making thin layers containing microcomponents
EP1429381A2 (en) * 2002-12-10 2004-06-16 S.O.I.Tec Silicon on Insulator Technologies A method for manufacturing a material compound
US20060220127A1 (en) * 2003-04-22 2006-10-05 Forschungszentrum Julich Gmbh Method for producing a tensioned layer on a substrate, and a layer structure

Also Published As

Publication number Publication date
KR20110081318A (en) 2011-07-13
KR20110081881A (en) 2011-07-14
CN102203934B (en) 2014-02-12
KR101568898B1 (en) 2015-11-12
CN102203934A (en) 2011-09-28
JP5650653B2 (en) 2015-01-07
TW201030815A (en) 2010-08-16
EP2359400A2 (en) 2011-08-24
CN102203933A (en) 2011-09-28
WO2010059367A3 (en) 2010-08-05
EP2356676A2 (en) 2011-08-17
WO2010059361A2 (en) 2010-05-27
CN102203933B (en) 2015-12-02
JP2012507870A (en) 2012-03-29
WO2010059367A2 (en) 2010-05-27
JP2012507868A (en) 2012-03-29
TWI451534B (en) 2014-09-01
TW201036112A (en) 2010-10-01
JP5650652B2 (en) 2015-01-07
TWI430338B (en) 2014-03-11

Similar Documents

Publication Publication Date Title
WO2007142911A3 (en) Semiconductor on insulator structure made using radiation annealing
WO2007127074A3 (en) Semiconductor on glass insulator made using improved thinning process
TW200737404A (en) Semiconductor on glass insulator made using improved ion implantation process
WO2012001659A3 (en) Methods for in-situ passivation of silicon-on-insulator wafers
TW201612958A (en) Method for fabricating semiconductor layers including transistor channels having different strain states, and related semiconductor layers
WO2007142852A3 (en) Producing soi structure using ion shower
WO2012166686A3 (en) Electronic, optical and/or mechanical apparatus and systems and methods for fabricating same
TWI268551B (en) Method of fabricating semiconductor device
WO2010068530A3 (en) Graded high germanium compound films for strained semiconductor devices
WO2004070817A3 (en) Method of eliminating residual carbon from flowable oxide fill material
WO2011087874A3 (en) Method of controlling trench microloading using plasma pulsing
TW200711004A (en) Method of forming buried isolation regions in semiconductor substrates and semiconductor devices with buried isolation regions
WO2008097448A3 (en) Methods of forming one or more covered voids in a semiconductor substrate, methods of forming field effect transistors, methods of forming semiconductor-on-insulator substrates, methods of forming a span comprising silicon dioxide, methods of cooling semiconductor devices, methods of forming electromagnetic radiation emitte
WO2013028685A3 (en) Semiconductor device structures including vertical transistor devices, arrays of vertical transistor devices, and methods of fabrication
SG166749A1 (en) Integrated circuit system with through silicon via and method of manufacture thereof
SG143263A1 (en) A method for engineering hybrid orientation/material semiconductor substrate
TW200729465A (en) An embedded strain layer in thin SOI transistors and a method of forming the same
WO2009120612A3 (en) Semiconductor devices having tensile and/or compressive strain and methods of manufacturing and design structure
WO2006135505A3 (en) Capacitorless dram over localized soi
EP4250337A3 (en) Method for separating semiconductor substrate body from functional layer thereon
TW200618047A (en) Method for fabricating a germanium on insulator (geoi) type wafer
WO2008033508A3 (en) Image sensor using thin-film soi
TW200741957A (en) Strained semiconductor-on-insulator (sSOI) by a SIMOX method
SG140481A1 (en) A method for fabricating micro and nano structures
TW200721915A (en) Electrostatic chuck for vacuum processing apparatus, vacuum processing apparatus having the same, and method for manufacturing the same

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200980143710.7

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 09744303

Country of ref document: EP

Kind code of ref document: A2

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 2011534746

Country of ref document: JP

REEP Request for entry into the european phase

Ref document number: 2009744303

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2009744303

Country of ref document: EP

ENP Entry into the national phase

Ref document number: 20117012221

Country of ref document: KR

Kind code of ref document: A