WO2010004572A3 - Computer architecture for and method of designing and implementing embedded systems - Google Patents

Computer architecture for and method of designing and implementing embedded systems Download PDF

Info

Publication number
WO2010004572A3
WO2010004572A3 PCT/IN2008/000439 IN2008000439W WO2010004572A3 WO 2010004572 A3 WO2010004572 A3 WO 2010004572A3 IN 2008000439 W IN2008000439 W IN 2008000439W WO 2010004572 A3 WO2010004572 A3 WO 2010004572A3
Authority
WO
WIPO (PCT)
Prior art keywords
embedded systems
designing
new
computer architecture
present
Prior art date
Application number
PCT/IN2008/000439
Other languages
French (fr)
Other versions
WO2010004572A2 (en
Inventor
Ajit Narayanan
Preetham Shivanna Kariyaiah
Original Assignee
Invention Labs Engineering Products Pvt. Ltd.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Invention Labs Engineering Products Pvt. Ltd. filed Critical Invention Labs Engineering Products Pvt. Ltd.
Priority to PCT/IN2008/000439 priority Critical patent/WO2010004572A2/en
Publication of WO2010004572A2 publication Critical patent/WO2010004572A2/en
Publication of WO2010004572A3 publication Critical patent/WO2010004572A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Stored Programmes (AREA)
  • Debugging And Monitoring (AREA)

Abstract

The present invention relates to a new computing paradigm for controlling embedded systems, which allows a designer to focus on the design specifications, from which the software and hardware can be automatically extracted. In order to do this, one needs a new kind of computer, a new kind of programming paradigm, and a new class of printed circuit boards, where all of which are capable of synthesizing from the system specifications directly. The present invention broadly covers aforesaid novel ideas that go into making an embedded system.
PCT/IN2008/000439 2008-07-09 2008-07-09 An innovative method of implementing embedded systems with increased design speed and efficiency WO2010004572A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/IN2008/000439 WO2010004572A2 (en) 2008-07-09 2008-07-09 An innovative method of implementing embedded systems with increased design speed and efficiency

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/IN2008/000439 WO2010004572A2 (en) 2008-07-09 2008-07-09 An innovative method of implementing embedded systems with increased design speed and efficiency

Publications (2)

Publication Number Publication Date
WO2010004572A2 WO2010004572A2 (en) 2010-01-14
WO2010004572A3 true WO2010004572A3 (en) 2010-09-30

Family

ID=41507512

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IN2008/000439 WO2010004572A2 (en) 2008-07-09 2008-07-09 An innovative method of implementing embedded systems with increased design speed and efficiency

Country Status (1)

Country Link
WO (1) WO2010004572A2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8739049B2 (en) * 2010-05-24 2014-05-27 GM Global Technology Operations LLC Vehicle system modeling systems and methods

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5870588A (en) * 1995-10-23 1999-02-09 Interuniversitair Micro-Elektronica Centrum(Imec Vzw) Design environment and a design method for hardware/software co-design
US20020165999A1 (en) * 2001-03-07 2002-11-07 Ajile Systems, Inc. Apparatus and method for interfacing hardware events with software events
US6505229B1 (en) * 1998-09-25 2003-01-07 Intelect Communications, Inc. Method for allowing multiple processing threads and tasks to execute on one or more processor units for embedded real-time processor systems
WO2004019239A2 (en) * 2002-08-21 2004-03-04 Windmill Microsystems Holding Bv Object-oriented design method for the time-effective and cost-effective development of production-grade embedded systems based on a standardized system architecture
US6748455B1 (en) * 1999-02-23 2004-06-08 Microsoft Corporation Object connectivity through loosely coupled publish and subscribe events with filtering

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5870588A (en) * 1995-10-23 1999-02-09 Interuniversitair Micro-Elektronica Centrum(Imec Vzw) Design environment and a design method for hardware/software co-design
US6505229B1 (en) * 1998-09-25 2003-01-07 Intelect Communications, Inc. Method for allowing multiple processing threads and tasks to execute on one or more processor units for embedded real-time processor systems
US6748455B1 (en) * 1999-02-23 2004-06-08 Microsoft Corporation Object connectivity through loosely coupled publish and subscribe events with filtering
US20020165999A1 (en) * 2001-03-07 2002-11-07 Ajile Systems, Inc. Apparatus and method for interfacing hardware events with software events
WO2004019239A2 (en) * 2002-08-21 2004-03-04 Windmill Microsystems Holding Bv Object-oriented design method for the time-effective and cost-effective development of production-grade embedded systems based on a standardized system architecture

Also Published As

Publication number Publication date
WO2010004572A2 (en) 2010-01-14

Similar Documents

Publication Publication Date Title
WO2009079143A3 (en) Software defined cognitive radio
WO2007109717A3 (en) Apparatus and method for live loading of version upgrades in a process control environment
MX2010005509A (en) Configuring an access point of a femto cell.
WO2009038651A3 (en) Systems, devices, and/or methods for managing programmable logic units
ATE491995T1 (en) FIRMWARE SOCKET MODULE FOR FPGA-BASED PIPELINE PROCESSING
WO2007078913A3 (en) Cross-architecture execution optimization
WO2009032036A3 (en) Compatible trust in a computing device
WO2007149532A3 (en) Compiler system, method and software for a resilient integrated circuit architecture
WO2010043706A3 (en) Method for the deterministic execution and synchronisation of an information processing system comprising a plurality of processing cores executing system tasks
EP2179351A4 (en) System, software module and methods for creating a response to input by an electronic pen
TW200834333A (en) Methods and systems for configuring computers
WO2014182787A3 (en) Systems and methods for high fidelity multi-modal out-of-band biometric authentication
WO2009001218A3 (en) Electronic card able to execute a command originating from a simulation system and a command originating from a diagnostic module and associated simulation method
SG154401A1 (en) Method of processing genomic information
WO2013126073A3 (en) Context-based content list generation
IN2012DE00659A (en)
WO2008005791A3 (en) Renewable conditional access
WO2009007378A3 (en) Apparatus for automation of the operative functionalities of one or more loads of an environment
WO2010004572A3 (en) Computer architecture for and method of designing and implementing embedded systems
TW200709032A (en) Dual- processor multimedia system, and method for fast activation of the multimedia system
WO2008031736A3 (en) Chip card, and method for the software-based modification of a chip card
WO2013160355A3 (en) Method for reconfiguring components, and component
WO2008032273A3 (en) Providing maintenance access via an external connector
TW200727097A (en) A method for executing booting process under a abnormal situation and a control chip for booting process
GB2422225B (en) Method for controlling resource utilization and computer system

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08808138

Country of ref document: EP

Kind code of ref document: A2

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 08808138

Country of ref document: EP

Kind code of ref document: A2