WO2009109947A1 - Concurrent video encoding and encryption method and system - Google Patents
Concurrent video encoding and encryption method and system Download PDFInfo
- Publication number
- WO2009109947A1 WO2009109947A1 PCT/IB2009/050952 IB2009050952W WO2009109947A1 WO 2009109947 A1 WO2009109947 A1 WO 2009109947A1 IB 2009050952 W IB2009050952 W IB 2009050952W WO 2009109947 A1 WO2009109947 A1 WO 2009109947A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- video
- data
- bitstream
- encryption
- multiplexer
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
- H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
- H04N21/434—Disassembling of a multiplex stream, e.g. demultiplexing audio and video streams, extraction of additional data from a video stream; Remultiplexing of multiplex streams; Extraction or processing of SI; Disassembling of packetised elementary stream
- H04N21/4347—Demultiplexing of several video streams
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/20—Servers specifically adapted for the distribution of content, e.g. VOD servers; Operations thereof
- H04N21/23—Processing of content or additional data; Elementary server operations; Server middleware
- H04N21/236—Assembling of a multiplex stream, e.g. transport stream, by combining a video stream with other content or additional data, e.g. inserting a URL [Uniform Resource Locator] into a video stream, multiplexing software data into a video stream; Remultiplexing of multiplex streams; Insertion of stuffing bits into the multiplex stream, e.g. to obtain a constant bit-rate; Assembling of a packetised elementary stream
- H04N21/23614—Multiplexing of additional data and video streams
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/20—Servers specifically adapted for the distribution of content, e.g. VOD servers; Operations thereof
- H04N21/23—Processing of content or additional data; Elementary server operations; Server middleware
- H04N21/236—Assembling of a multiplex stream, e.g. transport stream, by combining a video stream with other content or additional data, e.g. inserting a URL [Uniform Resource Locator] into a video stream, multiplexing software data into a video stream; Remultiplexing of multiplex streams; Insertion of stuffing bits into the multiplex stream, e.g. to obtain a constant bit-rate; Assembling of a packetised elementary stream
- H04N21/2365—Multiplexing of several video streams
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/20—Servers specifically adapted for the distribution of content, e.g. VOD servers; Operations thereof
- H04N21/23—Processing of content or additional data; Elementary server operations; Server middleware
- H04N21/238—Interfacing the downstream path of the transmission network, e.g. adapting the transmission rate of a video stream to network bandwidth; Processing of multiplex streams
- H04N21/2389—Multiplex stream processing, e.g. multiplex stream encrypting
- H04N21/23895—Multiplex stream processing, e.g. multiplex stream encrypting involving multiplex stream encryption
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N7/00—Television systems
- H04N7/16—Analogue secrecy systems; Analogue subscription systems
- H04N7/167—Systems rendering the television signal unintelligible and subsequently intelligible
- H04N7/1675—Providing digital key or authorisation information for generation or regeneration of the scrambling sequence
Definitions
- Conventional encoding and encryption systems and methods encrypt an encoded video bitstream after the encoded video bitstream is recorded on a storage medium.
- these systems record the encoded video bitstream as a stored file, and encryption is performed on the stored file. Once encryption is finalized, the encrypted data is recorded as another stored file on the storage medium or on a separate storage medium.
- These methods and systems typically encrypt the encoded bitstream to ensure protection from outside sources.
- the stored file may be vulnerable to detection and unauthorized download.
- the stored file may also be exposed when the post- encryption activity does not finish or generates an error during the encryption activity, causing the post-encryption activity to prematurely finish.
- recording both the encoded bitstream and the encrypted bitstream on the storage medium or on a separate storage medium may increase latency and/or power consumption of the encoding and encryption system.
- a concurrent video encoding and encryption method and system directly encrypts an encoded bitstream before storing the encrypted bitstream in a memory. Accordingly, the method and system protects the encoded bitstream in real-time.
- a method of concurrent video encoding and encryption wherein the method receives video and control data at a video encoder, encodes and outputs the video and control data as a bitstream to a multiplexer, the multiplexer configured to multiplex the encoded video and control data with data from other sources, sends a bitstream indication signal to the multiplexer when the encoded video and control data is being outputted to the multiplexer, multiplexes the bitstream with the data from said other data sources when the bitstream indication signal is active, thereby producing multiplexed data, encrypts the multiplexed data, thereby producing an encrypted bitstream, and stores the encrypted bitstream in a memory.
- the video and control data may be sent from a sensor.
- the method may be performed in a System on Chip (SoC).
- SoC System on Chip
- the multiplexed data may be encrypted by 3DES encryption or DES encryption.
- the data from said other data sources may be sent to the multiplexer through an advanced high-performance bus (AHB) slave interface.
- ALB advanced high-performance bus
- the bitstream may be sent to the multiplexer through an AHB slave interface.
- the multiplexed data may be sent to the encryption module through an AHB slave interface.
- the data from said other data sources may include video data other than the video data received at the video encoder.
- a concurrent video encoding and encryption system wherein the system includes a video encoder for receiving video and control data, wherein the video encoder encodes the video and control data as an encoded bitstream and has a bitstream indication signal output for indicating output of the encoded bitstream from the video encoder, a multiplexer for multiplexing data from other data sources with the encoded bitstream when the bitstream indication signal is active, thereby producing multiplexed data, an encryption module for encrypting the multiplexed data, the encryption module producing an encrypted bitstream, and a memory for storing the encrypted bitstream.
- the video encoder may receive the video and control data from a sensor.
- the video encoder, the multiplexer and the encryption module may be located on a System on Chip.
- the encoded bitstream may be sent to the multiplexer through an AHB slave interface.
- the data from other data sources may be sent to the multiplexer through an AHB slave interface.
- the multiplexed data may be sent to the encryption module through an AHB slave interface.
- a video data recording device wherein the device includes a video capture module having an input for receiving video data, wherein the video capture module produces and outputs raw video and control data, an encoding and encryption module for receiving the raw video and control data, wherein the encoding and encryption module produces and outputs an encrypted bitstream, and a memory for storing the encrypted bitstream.
- the video data recording device may further include a video encoder for receiving the raw video and control data, wherein the video encoder encodes the raw video and control data as an encoded bitstream and has a bitstream indication signal output for indicating output of the encoded bitstream from the video encoder, a multiplexer for multiplexing data from other data sources with the encoded bitstream when the bitstream indication signal is active, thereby producing multiplexed data, and an encryption module for encrypting the multiplexed data, the encryption module producing an encrypted bitstream.
- a video encoder for receiving the raw video and control data
- the video encoder encodes the raw video and control data as an encoded bitstream and has a bitstream indication signal output for indicating output of the encoded bitstream from the video encoder
- a multiplexer for multiplexing data from other data sources with the encoded bitstream when the bitstream indication signal is active, thereby producing multiplexed data
- an encryption module for encrypting the multiplexed data, the encryption module producing an encrypted bitstream.
- FIG. 1 is a flow diagram of a concurrent video encoding and encryption method in accordance with an embodiment of the present invention.
- FIG. 2 is a system block diagram of a concurrent video encoding and encryption system in accordance with an embodiment of the present invention.
- FIG. 3 is a system block diagram of a concurrent video encoding and encryption system in accordance with another embodiment of the present invention.
- FIG. 4 is a system block diagram of a video data recording device in accordance with another embodiment of the present invention.
- FIG. 4 is a system block diagram of a video data recording device in accordance with another embodiment of the present invention.
- FIG. 1 is a flow diagram of a concurrent video encoding and encryption method in accordance with an embodiment of the present invention.
- raw video and/or control data is received.
- the raw video and/or control data may have been sent from a sensor or other internal and/or external device configured to send such data.
- the sensor may be a lens configured for video capture, and include control hardware and/or software configured to generate the raw video and/or control data.
- control hardware and/or software configured to generate the raw video and/or control data.
- a bitstream is encoded and output to a multiplexer.
- the encoder is a video encoder configured to convert the raw video and/or control data into an encoded video bitstream.
- the encoded bitstream may be sent to the multiplexer through an AHB slave interface.
- bitstream indication signal is sent to the multiplexer.
- the bitstream indication signal indicates that the video encoder is encoding and outputting a bitstream to the multiplexer.
- the bitstream is multiplexed with other data from other data sources when the bitstream indication signal is active. Otherwise, the multiplexer outputs the other data from other data sources without multiplexing the encoded bitstream therewith.
- the multiplexer generates multiplexed data.
- the other data from other data sources may be sent to the multiplexer through an AHB slave interface.
- the multiplexed data is encrypted.
- the encryption may be performed by utilizing 3DES/DES encryption systems, or any other suitable encryption systems.
- 3DES/DES encryption systems or any other suitable encryption systems.
- One of ordinary skill in the art would recognize that there are numerous encryption formats that one may implement according to the system's requirements.
- the encryption module generates an encrypted bitstream.
- the encryption module records the address belonging to each data block generated by the video encoder.
- the encryption module therefore writes the encrypted bitstream with the same address generated by the video encoder.
- the encryption module uses a base address that is generated within the encryption module along with an offset value that is deduced from the addresses of the video encoder.
- the multiplexed data may be sent to the multiplexer through an
- the encrypted bitstream is stored in a memory.
- the memory may be an internal or external memory or a combination of both. Again, one of ordinary skill in the art would recognize that there are numerous memories and configurations available to store the encrypted bitstream.
- the method may be performed utilizing a System on Chip (SoC).
- SoC System on Chip
- FIG. 2 is a system block diagram of a concurrent video encoding and encryption system in accordance with an embodiment of the present invention.
- the system 200 includes a video encoder 202, a multiplexer 204, an encryption module 206 and an external memory 208.
- the video encoder 202 receives raw video data and/or control data on the raw video data and/or control data bus 210.
- the video encoder 202 outputs a video bitstream output on a video bitstream output bus 212 and a bitstream indication signal 214 to the multiplexer 204.
- the multiplexer 204 receives the video bitstream output on the video bitstream output bus 212, the bitstream indication signal 214 and other data from other data sources 216.
- the multiplexer multiplexes the video bitstream output from the video bitstream output bus 212 with the other data from other data sources 216, producing multiplexed data 218.
- the encryption module 206 receives the multiplexed data 218 at a data input port for encryption 220.
- the encryption module 206 outputs an encrypted bitstream 222 to an external memory 208.
- the encrypted bitstream 222 is stored in the external memory 208.
- FIG. 3 is a system block diagram of a concurrent video encoding and encryption system in accordance with another embodiment of the present invention. This embodiment is similar to the system of FIG. 2, including a video encoder 302, a multiplexer 304, an encryption module 306, an external memory 308, a raw video data and/or other control data bus 310, a video bitstream output bus 312, a bitstream indication signal 314, other data from other data sources 316, multiplexed data 318, a data input port for encryption 320 and an encrypted bitstream 322.
- at least one of the video bitstream output bus 312, the other data from other data sources 316 or the encrypted bitstream 322 is an AHB Slave Interface
- the encryption module 306 is a 3DES/DES encryption system.
- the video data recording device 400 includes a video capture module 402, an encoding and encryption module 404 and a memory 406.
- the video capture module 402 receives video data from a video data bus 408.
- the video capture module 402 produces raw video and control data and outputs the raw video and control data on a raw video and control data bus 410.
- the encoding and encryption module 404 produces and outputs an encrypted bitstream to the memory 406, for storage. Alternatively, the encoding and encryption module 404 produces and outputs the encrypted bitstream to an external memory 412.
- processing units may be implemented in various different ways depending upon the application. These methodologies may be implemented in hardware, firmware, software or a combination thereof. Processing units may be implemented in within one or more application specific integrated circuits (ASICs), digital signal processors (DSPs), digital signal processing devices (DSPDs), programmable logic devices, (PLDs), field programmable gate arrays (FPGAs), processors, controllers, micro-controllers, microprocessors, electronic devices, other electronic units designed to perform the functions described herein, or a combination thereof.
- ASICs application specific integrated circuits
- DSPs digital signal processors
- DSPDs digital signal processing devices
- PLDs programmable logic devices
- FPGAs field programmable gate arrays
- processors controllers, micro-controllers, microprocessors, electronic devices, other electronic units designed to perform the functions described herein, or a combination thereof.
- the embodiments and/or aspects may also be implemented in hardware, firmware and/or software with modules that perform the functions described herein. Any machine readable medium tangibly embodying instructions may be used in implementing the embodiments and/or aspects described herein. Memory may be implemented within a processor or external to a processor. As used herein, the term "memory" refers to any type of long term, short term, volatile, nonvolatile, or other memory and is not to be limited to any particular type of memory or number of memories, or type of media upon which memory is stored.
- inventions of the present invention may be applied to a mobile phone system with a camera sensor and video encoding function.
- the method and system encrypts an encoded bitstream before storing the encrypted bitstream in a memory. Accordingly, the method and system protects the encoded bitstream in real-time. The method and system also save power compared to the conventional post-encryption process.
- the present invention may be embodied in other specific forms without departing from the essential characteristics thereof.
- the method and system may be adapted to other chip set embodiments or embodiments using combinations of chip sets and additional hardware and/or software therein.
Abstract
A concurrent video encoding and encryption system and method is provided. Video and control data is received at a video encoder. The video and control data is encoded and output as a bitstream to a multiplexer. The multiplexer is configured to multiplex the encoded video and control data with data from other sources. When the encoded video and control data is being output to the multiplexer, a bitstream indication signal is sent to the multiplexer. The bitstream and the data from other data sources is multiplexed when the bitstream indication signal is active, producing multiplexed data. The multiplexed data is encrypted, producing an encrypted bitstream. The encrypted bitstream is stored in a memory.
Description
CONCURRENT VIDEO ENCODING AND ENCRYPTION METHOD AND SYSTEM
Conventional encoding and encryption systems and methods encrypt an encoded video bitstream after the encoded video bitstream is recorded on a storage medium. In other words, these systems record the encoded video bitstream as a stored file, and encryption is performed on the stored file. Once encryption is finalized, the encrypted data is recorded as another stored file on the storage medium or on a separate storage medium. These methods and systems typically encrypt the encoded bitstream to ensure protection from outside sources.
However, before the video bitstream is encrypted, the stored file may be vulnerable to detection and unauthorized download. The stored file may also be exposed when the post- encryption activity does not finish or generates an error during the encryption activity, causing the post-encryption activity to prematurely finish. In addition, recording both the encoded bitstream and the encrypted bitstream on the storage medium or on a separate storage medium may increase latency and/or power consumption of the encoding and encryption system. In exemplary embodiments of the present disclosure is provided a concurrent video encoding and encryption method and system. The method and system directly encrypts an encoded bitstream before storing the encrypted bitstream in a memory. Accordingly, the method and system protects the encoded bitstream in real-time.
In one exemplary embodiment according to the present invention, there is provided a method of concurrent video encoding and encryption, wherein the method receives video and control data at a video encoder, encodes and outputs the video and control data as a bitstream to a multiplexer, the multiplexer configured to multiplex the encoded video and control data with data from other sources, sends a bitstream indication signal to the multiplexer when the encoded video and control data is being outputted to the multiplexer, multiplexes the bitstream with the data from said other data sources when the bitstream indication signal is active, thereby producing
multiplexed data, encrypts the multiplexed data, thereby producing an encrypted bitstream, and stores the encrypted bitstream in a memory.
The video and control data may be sent from a sensor.
The method may be performed in a System on Chip (SoC). The multiplexed data may be encrypted by 3DES encryption or DES encryption.
The data from said other data sources may be sent to the multiplexer through an advanced high-performance bus (AHB) slave interface.
The bitstream may be sent to the multiplexer through an AHB slave interface.
The multiplexed data may be sent to the encryption module through an AHB slave interface.
The data from said other data sources may include video data other than the video data received at the video encoder.
In another aspect according to an exemplary embodiment of the present invention, there is provided a concurrent video encoding and encryption system, wherein the system includes a video encoder for receiving video and control data, wherein the video encoder encodes the video and control data as an encoded bitstream and has a bitstream indication signal output for indicating output of the encoded bitstream from the video encoder, a multiplexer for multiplexing data from other data sources with the encoded bitstream when the bitstream indication signal is active, thereby producing multiplexed data, an encryption module for encrypting the multiplexed data, the encryption module producing an encrypted bitstream, and a memory for storing the encrypted bitstream.
The video encoder may receive the video and control data from a sensor.
The video encoder, the multiplexer and the encryption module may be located on a System on Chip. The encoded bitstream may be sent to the multiplexer through an AHB slave interface.
The data from other data sources may be sent to the multiplexer through an AHB slave interface.
The multiplexed data may be sent to the encryption module through an AHB slave interface. In another aspect according to an exemplary embodiment of the present invention, there is provided a video data recording device, wherein the device includes a video capture module having an input for receiving video data, wherein the video capture module produces and outputs raw video and control data, an encoding and encryption module for receiving the raw video and control data, wherein the encoding and encryption module produces and outputs an encrypted bitstream, and a memory for storing the encrypted bitstream.
The video data recording device may further include a video encoder for receiving the raw video and control data, wherein the video encoder encodes the raw video and control data as an encoded bitstream and has a bitstream indication signal output for indicating output of the encoded bitstream from the video encoder, a multiplexer for multiplexing data from other data sources with the encoded bitstream when the bitstream indication signal is active, thereby producing multiplexed data, and an encryption module for encrypting the multiplexed data, the encryption module producing an encrypted bitstream.
FIG. 1 is a flow diagram of a concurrent video encoding and encryption method in accordance with an embodiment of the present invention. FIG. 2 is a system block diagram of a concurrent video encoding and encryption system in accordance with an embodiment of the present invention.
FIG. 3 is a system block diagram of a concurrent video encoding and encryption system in accordance with another embodiment of the present invention.
FIG. 4 is a system block diagram of a video data recording device in accordance with another embodiment of the present invention.
In the following detailed description, only certain exemplary embodiments of the present invention are shown and described, simply by way of illustration. As those skilled in the art would realize, the described embodiments may be modified in various different ways, all without departing from the spirit or scope of the present invention. Accordingly, the drawings and description are to be regarded as illustrative in nature, and not restrictive.
In exemplary embodiments of the present disclosure is provided a concurrent video encoding and encryption method and system. The method and system encrypts and stores an encoded bitstream before storing the encoded bitstream in a memory. Accordingly, the method and system according to the described embodiment protects the encoded bitstream in real-time. FIG. 1 is a flow diagram of a concurrent video encoding and encryption method in accordance with an embodiment of the present invention.
At block 110, raw video and/or control data is received. The raw video and/or control data may have been sent from a sensor or other internal and/or external device configured to send such data. The sensor may be a lens configured for video capture, and include control hardware and/or software configured to generate the raw video and/or control data. One of ordinary skill in the art would understand that many different arrangements and/or configurations may be implemented to generate the raw video and/or control data.
At block 120, a bitstream is encoded and output to a multiplexer. The encoder is a video encoder configured to convert the raw video and/or control data into an encoded video bitstream. The encoded bitstream may be sent to the multiplexer through an AHB slave interface.
At block 130, a bitstream indication signal is sent to the multiplexer. The bitstream indication signal indicates that the video encoder is encoding and outputting a bitstream to the multiplexer.
At block 140, the bitstream is multiplexed with other data from other data sources when the bitstream indication signal is active. Otherwise, the multiplexer outputs the other data from other data sources without multiplexing the encoded bitstream therewith. The multiplexer generates
multiplexed data. The other data from other data sources may be sent to the multiplexer through an AHB slave interface.
At block 150, the multiplexed data is encrypted. The encryption may be performed by utilizing 3DES/DES encryption systems, or any other suitable encryption systems. One of ordinary skill in the art would recognize that there are numerous encryption formats that one may implement according to the system's requirements. The encryption module generates an encrypted bitstream.
The encryption module records the address belonging to each data block generated by the video encoder. The encryption module therefore writes the encrypted bitstream with the same address generated by the video encoder. Alternatively, the encryption module uses a base address that is generated within the encryption module along with an offset value that is deduced from the addresses of the video encoder. The multiplexed data may be sent to the multiplexer through an
AHB slave interface.
At block 160, the encrypted bitstream is stored in a memory. The memory may be an internal or external memory or a combination of both. Again, one of ordinary skill in the art would recognize that there are numerous memories and configurations available to store the encrypted bitstream. The method may be performed utilizing a System on Chip (SoC).
FIG. 2 is a system block diagram of a concurrent video encoding and encryption system in accordance with an embodiment of the present invention.
The system 200 includes a video encoder 202, a multiplexer 204, an encryption module 206 and an external memory 208.
The video encoder 202 receives raw video data and/or control data on the raw video data and/or control data bus 210. The video encoder 202 outputs a video bitstream output on a video bitstream output bus 212 and a bitstream indication signal 214 to the multiplexer 204.
The multiplexer 204 receives the video bitstream output on the video bitstream output bus 212, the bitstream indication signal 214 and other data from other data sources 216. The
multiplexer multiplexes the video bitstream output from the video bitstream output bus 212 with the other data from other data sources 216, producing multiplexed data 218.
The encryption module 206 receives the multiplexed data 218 at a data input port for encryption 220. The encryption module 206 outputs an encrypted bitstream 222 to an external memory 208. The encrypted bitstream 222 is stored in the external memory 208.
FIG. 3 is a system block diagram of a concurrent video encoding and encryption system in accordance with another embodiment of the present invention. This embodiment is similar to the system of FIG. 2, including a video encoder 302, a multiplexer 304, an encryption module 306, an external memory 308, a raw video data and/or other control data bus 310, a video bitstream output bus 312, a bitstream indication signal 314, other data from other data sources 316, multiplexed data 318, a data input port for encryption 320 and an encrypted bitstream 322. However, at least one of the video bitstream output bus 312, the other data from other data sources 316 or the encrypted bitstream 322 is an AHB Slave Interface, and the encryption module 306 is a 3DES/DES encryption system. FIG. 4 is a system block diagram of a video data recording device in accordance with another embodiment of the present invention. The video data recording device 400 includes a video capture module 402, an encoding and encryption module 404 and a memory 406. The video capture module 402 receives video data from a video data bus 408. The video capture module 402 produces raw video and control data and outputs the raw video and control data on a raw video and control data bus 410. The encoding and encryption module 404 produces and outputs an encrypted bitstream to the memory 406, for storage. Alternatively, the encoding and encryption module 404 produces and outputs the encrypted bitstream to an external memory 412.
The embodiments and/or aspects described herein may be implemented in various different ways depending upon the application. These methodologies may be implemented in hardware, firmware, software or a combination thereof. Processing units may be implemented in within one or more application specific integrated circuits (ASICs), digital signal processors (DSPs), digital
signal processing devices (DSPDs), programmable logic devices, (PLDs), field programmable gate arrays (FPGAs), processors, controllers, micro-controllers, microprocessors, electronic devices, other electronic units designed to perform the functions described herein, or a combination thereof.
The embodiments and/or aspects may also be implemented in hardware, firmware and/or software with modules that perform the functions described herein. Any machine readable medium tangibly embodying instructions may be used in implementing the embodiments and/or aspects described herein. Memory may be implemented within a processor or external to a processor. As used herein, the term "memory" refers to any type of long term, short term, volatile, nonvolatile, or other memory and is not to be limited to any particular type of memory or number of memories, or type of media upon which memory is stored.
Other embodiments of the present invention may be applied to a mobile phone system with a camera sensor and video encoding function. The method and system encrypts an encoded bitstream before storing the encrypted bitstream in a memory. Accordingly, the method and system protects the encoded bitstream in real-time. The method and system also save power compared to the conventional post-encryption process.
As will be understood by those of skill in the art, the present invention may be embodied in other specific forms without departing from the essential characteristics thereof. For example, while some embodiments of the concurrent video encoding and encryption method and system are depicted using generic encoders and/or encryption modules, the method and system may be adapted to other chip set embodiments or embodiments using combinations of chip sets and additional hardware and/or software therein.
Accordingly, the foregoing description is intended to be illustrative, but not limiting, of the scope of the invention which is set forth in the following claims and their equivalents.
Claims
1. A method of concurrent video encoding and encryption comprising: receiving video and control data at a video encoder; encoding and outputting the video and control data as a bitstream to a multiplexer, the multiplexer configured to multiplex the encoded video and control data with data from other sources; sending a bitstream indication signal to the multiplexer when the encoded video and control data is being output to the multiplexer; multiplexing the bitstream with the data from said other data sources when the bitstream indication signal is active, thereby producing multiplexed data; encrypting the multiplexed data, thereby producing an encrypted bitstream; and storing the encrypted bitstream in a memory.
2. The method of claim 1, wherein the video and control data is sent from a sensor.
3. The method of claim 1, wherein the method is performed in a System on Chip (SoC).
4. The method of claim 1, wherein the multiplexed data is encrypted by 3DES encryption or DES encryption.
5. The method of claim 1, wherein the data from said other data sources is sent to the multiplexer through an advanced high-performance bus slave interface.
6. The method of claim 1, wherein the bitstream is sent to the multiplexer through an advanced high-performance bus slave interface.
7. The method of claim 1, wherein the multiplexed data is sent to the encryption module through an advanced high-performance bus slave interface.
8. The method of claim 1, wherein the data from said other data sources includes video data other than the video data received by the video encoder.
9. A concurrent video encoding and encryption system comprising: a video encoder for receiving video and control data, wherein the video encoder encodes the video and control data as an encoded bitstream and has a bitstream indication signal output for indicating output of the encoded bitstream from the video encoder; a multiplexer for multiplexing data from other data sources with the encoded bitstream when the bitstream indication signal is active, thereby producing multiplexed data; an encryption module for encrypting the multiplexed data, the encryption module producing an encrypted bitstream; and a memory for storing the encrypted bitstream.
10. The video encoding and encryption system of claim 9, wherein the video and control data is received by the video encoder from a sensor.
11. The video encoding and encryption system of claim 9, wherein the video encoder, the multiplexer and the encryption module are located on a System on Chip.
12. The video encoding and encryption system of claim 9, wherein the multiplexed data is encrypted by one of 3DES or DES encryption.
13. The video encoding and encryption system of claim 9, wherein the encoded bitstream is sent to the multiplexer through an advanced high-performance bus slave interface.
14. The video encoding and encryption system of claim 9, wherein the data from other data sources is sent to the multiplexer through an advanced high-performance bus slave interface.
15. The video encoding and encryption system of claim 9, wherein the multiplexed data is sent to the encryption module through an advanced high-performance bus slave interface.
16. The video encoding and encryption system of claim 9, wherein the data from other data sources includes video data other than the video data received by the video encoder.
17. A video data recording device comprising: a video capture module having an input for receiving video data, wherein the video capture module produces and outputs raw video and control data; an encoding and encryption module for receiving the raw video and control data, wherein the encoding and encryption module produces and outputs an encrypted bitstream; and a memory for storing the encrypted bitstream.
18. The video data recording device of claim 17, wherein the encoding and encryption module further comprises: a video encoder for receiving the raw video and control data, wherein the video encoder encodes the raw video and control data as an encoded bitstream and has a bitstream indication signal output for indicating output of the encoded bitstream from the video encoder; a multiplexer for multiplexing data from other data sources with the encoded bitstream when the bitstream indication signal is active, thereby producing multiplexed data; and an encryption module for encrypting the multiplexed data, the encryption module producing an encrypted bitstream.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US6863308P | 2008-03-07 | 2008-03-07 | |
US61/068,633 | 2008-03-07 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2009109947A1 true WO2009109947A1 (en) | 2009-09-11 |
Family
ID=40765543
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/IB2009/050952 WO2009109947A1 (en) | 2008-03-07 | 2009-03-07 | Concurrent video encoding and encryption method and system |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO2009109947A1 (en) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5621578A (en) * | 1992-02-06 | 1997-04-15 | Matsushita Electric Industrial Co., Ltd. | Method of transmitting digital video and audio signals between bit rate reduction encoded signal recording and reproducing systems |
WO2005050992A1 (en) * | 2003-11-19 | 2005-06-02 | Miwagi Inc. | Intelligent broadcasting system for providing broadcasting services with multi-level quality |
US20050259746A1 (en) * | 2004-05-21 | 2005-11-24 | Texas Instruments Incorporated | Clocked output of multiple data streams from a common data port |
-
2009
- 2009-03-07 WO PCT/IB2009/050952 patent/WO2009109947A1/en active Application Filing
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5621578A (en) * | 1992-02-06 | 1997-04-15 | Matsushita Electric Industrial Co., Ltd. | Method of transmitting digital video and audio signals between bit rate reduction encoded signal recording and reproducing systems |
WO2005050992A1 (en) * | 2003-11-19 | 2005-06-02 | Miwagi Inc. | Intelligent broadcasting system for providing broadcasting services with multi-level quality |
US20050259746A1 (en) * | 2004-05-21 | 2005-11-24 | Texas Instruments Incorporated | Clocked output of multiple data streams from a common data port |
Non-Patent Citations (1)
Title |
---|
TALLA D ET AL: "Using DaVinci Technology for Digital Video Devices", COMPUTER, IEEE SERVICE CENTER, LOS ALAMITOS, CA, US, vol. 40, no. 10, 1 October 2007 (2007-10-01), pages 53 - 61, XP011193857, ISSN: 0018-9162 * |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10192062B2 (en) | Encryption for XIP and MMIO external memories | |
US10691838B2 (en) | Encryption for XIP and MMIO external memories | |
US10169618B2 (en) | Encryption method for execute-in-place memories | |
US20200104208A1 (en) | System on chip and memory system including security processor with improved memory use efficiency and method of operating system on chip | |
JP2013236376A5 (en) | ||
EP2696305B1 (en) | Method and device for file protection | |
US8054972B2 (en) | Encryption processor of memory card and method for writing and reading data using the same | |
US9342666B2 (en) | Providing security support for digital rights management in different formats | |
WO2006009616A2 (en) | Memory encryption architecture | |
US20120137139A1 (en) | Data storage device, data control device and method for encrypting data | |
EP1914990A1 (en) | Electronic module for digital television receiver | |
US10594483B2 (en) | Methods and apparatus for storing content | |
WO2020029254A1 (en) | Soc chip and bus access control method | |
WO2009045586A2 (en) | Encoded digital video content protection between transport stream processor and decoder | |
CN109101829B (en) | Safety solid-state disk data transmission system based on reconfigurable cipher processor | |
CN112217630A (en) | Overhead reduction for link protection | |
CN109791589B (en) | Method and device for encrypting and decrypting computer memory data | |
WO2017112243A1 (en) | End-to-end protection scheme involving encrypted memory and storage | |
US10338827B2 (en) | Digitally lending content without reproduction | |
US9282083B2 (en) | Encryption system and method | |
RU2009131703A (en) | SINGLE-CRYST COMPUTER AND TACHOGRAPH | |
JP2010511956A (en) | Data storage device having anti-duplication function based on smart card, data storage method and transmission method thereof | |
WO2009109947A1 (en) | Concurrent video encoding and encryption method and system | |
US11886624B2 (en) | Crypto device, integrated circuit and computing device having the same, and writing method thereof | |
US20080019506A1 (en) | Encryption/Decryption Apparatus, System and Method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 09717110 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 09717110 Country of ref document: EP Kind code of ref document: A1 |