WO2007026226A3 - Microcontroller architecture including a predefined logic area and customizable logic areas - Google Patents

Microcontroller architecture including a predefined logic area and customizable logic areas Download PDF

Info

Publication number
WO2007026226A3
WO2007026226A3 PCT/IB2006/002381 IB2006002381W WO2007026226A3 WO 2007026226 A3 WO2007026226 A3 WO 2007026226A3 IB 2006002381 W IB2006002381 W IB 2006002381W WO 2007026226 A3 WO2007026226 A3 WO 2007026226A3
Authority
WO
WIPO (PCT)
Prior art keywords
logic
architecture including
customizable
microcontroller architecture
module
Prior art date
Application number
PCT/IB2006/002381
Other languages
French (fr)
Other versions
WO2007026226A2 (en
Inventor
Alain Vergnes
Original Assignee
Atmel Corp
Alain Vergnes
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US11/412,317 external-priority patent/US20070067542A1/en
Application filed by Atmel Corp, Alain Vergnes filed Critical Atmel Corp
Publication of WO2007026226A2 publication Critical patent/WO2007026226A2/en
Publication of WO2007026226A3 publication Critical patent/WO2007026226A3/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • G06F15/78Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7807System on chip, i.e. computer system on a single chip; System in package, i.e. computer system on one or more chips in a single package
    • G06F15/7814Specially adapted for real time processing, e.g. comprising hardware timers

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Logic Circuits (AREA)
  • Bus Control (AREA)

Abstract

A microcontroller architecture in accordance with this invention provides modules or circuitry that may be programmed with a protocol for communication or other application. The architecture in accordance with this invention provides at least one module on a high bandwidth or system bus and a second module on a second low bandwidth or peripheral bus that allows a maker to program a module needing specified processing bandwidths using the desired bus. This allows microcontrollers to be produced that are adaptable without a great increase of cost or loss functionality.
PCT/IB2006/002381 2005-08-29 2006-08-23 Microcontroller architecture including a predefined logic area and customizable logic areas WO2007026226A2 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
FR0508819 2005-08-29
FR0508819 2005-08-29
US11/412,317 US20070067542A1 (en) 2005-08-29 2006-04-26 Microcontroller architecture including a predefined logic area and customizable logic areas
US11/412,317 2006-04-26

Publications (2)

Publication Number Publication Date
WO2007026226A2 WO2007026226A2 (en) 2007-03-08
WO2007026226A3 true WO2007026226A3 (en) 2008-07-03

Family

ID=37809241

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2006/002381 WO2007026226A2 (en) 2005-08-29 2006-08-23 Microcontroller architecture including a predefined logic area and customizable logic areas

Country Status (1)

Country Link
WO (1) WO2007026226A2 (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4808851A (en) * 1986-02-18 1989-02-28 U.S. Philips Corporation ECL-compatible semiconductor device having a prediffused gate array
US6583344B2 (en) * 2001-06-19 2003-06-24 Stine Seed Farm Inc. Soybean cultivar 82147657
US20040030861A1 (en) * 2002-06-27 2004-02-12 Bart Plackle Customizable computer system
US6754881B2 (en) * 2001-12-10 2004-06-22 International Business Machines Corporation Field programmable network processor and method for customizing a network processor

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4808851A (en) * 1986-02-18 1989-02-28 U.S. Philips Corporation ECL-compatible semiconductor device having a prediffused gate array
US6583344B2 (en) * 2001-06-19 2003-06-24 Stine Seed Farm Inc. Soybean cultivar 82147657
US6754881B2 (en) * 2001-12-10 2004-06-22 International Business Machines Corporation Field programmable network processor and method for customizing a network processor
US20040030861A1 (en) * 2002-06-27 2004-02-12 Bart Plackle Customizable computer system

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
"Electrically Erasable Programmable Read-Only Memory", THE FREE ON-LINE DICTIONARY OF COMPUTING, 22 April 1995 (1995-04-22) *
LU L.: "Crosstalk Versus Interline Space in Ultra High Speed Digital PCBs", IEEE, 1998, pages 1 *

Also Published As

Publication number Publication date
WO2007026226A2 (en) 2007-03-08

Similar Documents

Publication Publication Date Title
WO2008131142A3 (en) System level interconnect with programmable switching
WO2007011742A3 (en) Cigs photovoltaic cells
WO2007022106A3 (en) Photovoltaic cells with interconnects to external circuit
WO2007121252A3 (en) Tandem photovoltaic cells
WO2007011741A3 (en) Stable organic devices
WO2007028036A3 (en) Photovoltaic cells integrated with bypass diode
WO2008122027A3 (en) Novel electrode
WO2004086462A3 (en) Photovoltaic cell with mesh electrode
TW200729748A (en) Multimode communication device with shared signal path programmable filter
WO2007067318A3 (en) Ion sources, systems and methods
WO2007008861A3 (en) Methods of transferring photovoltaic cells
WO2009055183A3 (en) Novel dyes
EP1977386A4 (en) Systems and methods for establishing first on the follow trading priority in electronic trading systems
WO2006023384A3 (en) Electronic privacy filter
WO2007054251A8 (en) Configurable circuit with configuration data protection features
EP1890389A4 (en) Communication module and its manufacturing method
WO2007112279A3 (en) Resonators
EP1903468A4 (en) Sharing management program, sharing management method, terminal, and sharing management system
SG116598A1 (en) Electronic trading systems.
EP2034551A4 (en) Bandpass filter, high-frequency module using the same, and radio communication device using them
HK1131836A1 (en) Card having module housed therein, and method for manufacturing card having module housed therein
EP2272192A4 (en) Processing module operating methods, processing modules, and communications systems
WO2007011665A3 (en) Diffraction foils
WO2008053192A3 (en) Methods of producing microparticles
WO2007115021A3 (en) Acene-thiophene copolymers

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 06795381

Country of ref document: EP

Kind code of ref document: A2