WO2005081934A3 - Computer-implemented methods and systems for generating elastic block ciphers for encryption and decryption - Google Patents

Computer-implemented methods and systems for generating elastic block ciphers for encryption and decryption Download PDF

Info

Publication number
WO2005081934A3
WO2005081934A3 PCT/US2005/005615 US2005005615W WO2005081934A3 WO 2005081934 A3 WO2005081934 A3 WO 2005081934A3 US 2005005615 W US2005005615 W US 2005005615W WO 2005081934 A3 WO2005081934 A3 WO 2005081934A3
Authority
WO
WIPO (PCT)
Prior art keywords
block cipher
elastic block
systems
implemented methods
decryption
Prior art date
Application number
PCT/US2005/005615
Other languages
French (fr)
Other versions
WO2005081934A2 (en
Inventor
Debra L Cook
Marcel Mordechay Yung
Angelos D Keromytis
Original Assignee
Univ Columbia
Debra L Cook
Marcel Mordechay Yung
Angelos D Keromytis
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Univ Columbia, Debra L Cook, Marcel Mordechay Yung, Angelos D Keromytis filed Critical Univ Columbia
Publication of WO2005081934A2 publication Critical patent/WO2005081934A2/en
Publication of WO2005081934A3 publication Critical patent/WO2005081934A3/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
    • H04L9/0618—Block ciphers, i.e. encrypting groups of characters of a plain text message using fixed encryption transformation

Abstract

In accordance with the present invention, computer implemented methods and systems are provided for converting an elastic block cipher from an original block cipher. The elastic block cipher accepts variable length inputs where the computation workload increases in proportion to the block size. To generate the elastic block cipher, the number of rounds in the block cipher is increased such that the round function is applied to each bit position at least the same number of times as the original block cipher. In addition, bits that are beyond the normal block size are left out of the round function and XORed and swapped with bits output from the round function to become part of the input to the next round.
PCT/US2005/005615 2004-02-23 2005-02-23 Computer-implemented methods and systems for generating elastic block ciphers for encryption and decryption WO2005081934A2 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US54680804P 2004-02-23 2004-02-23
US60/546,808 2004-02-23
US58744204P 2004-07-13 2004-07-13
US60/587,442 2004-07-13

Publications (2)

Publication Number Publication Date
WO2005081934A2 WO2005081934A2 (en) 2005-09-09
WO2005081934A3 true WO2005081934A3 (en) 2005-12-08

Family

ID=34915585

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2005/005615 WO2005081934A2 (en) 2004-02-23 2005-02-23 Computer-implemented methods and systems for generating elastic block ciphers for encryption and decryption

Country Status (1)

Country Link
WO (1) WO2005081934A2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107534549A (en) * 2015-03-20 2018-01-02 慧与发展有限责任合伙企业 Data character stream block encryption

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9054871B2 (en) * 2012-02-21 2015-06-09 California Institute Of Technology Physical key-protected one time pad

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5680339A (en) * 1993-11-30 1997-10-21 Texas Instruments Incorporated Method for rounding using redundant coded multiply result
US5995748A (en) * 1993-11-30 1999-11-30 Texas Instruments Incorporated Three input arithmetic logic unit with shifter and/or mask generator
US6192347B1 (en) * 1992-10-28 2001-02-20 Graff/Ross Holdings System and methods for computing to support decomposing property into separately valued components
US6370558B1 (en) * 1993-11-30 2002-04-09 Texas Instruments Incorporated Long instruction word controlling plural independent processor operations
WO2004002057A2 (en) * 2002-06-25 2003-12-31 Koninklijke Philips Electronics N.V. Round key generation for aes rijndael block cipher

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6192347B1 (en) * 1992-10-28 2001-02-20 Graff/Ross Holdings System and methods for computing to support decomposing property into separately valued components
US5680339A (en) * 1993-11-30 1997-10-21 Texas Instruments Incorporated Method for rounding using redundant coded multiply result
US5995748A (en) * 1993-11-30 1999-11-30 Texas Instruments Incorporated Three input arithmetic logic unit with shifter and/or mask generator
US6370558B1 (en) * 1993-11-30 2002-04-09 Texas Instruments Incorporated Long instruction word controlling plural independent processor operations
WO2004002057A2 (en) * 2002-06-25 2003-12-31 Koninklijke Philips Electronics N.V. Round key generation for aes rijndael block cipher

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
CAMPBELL C. ET AL.: "Design and Specification of Cryptographic Capabilities.", COMMUN.MAGAZINE., vol. 16, no. 6, November 1978 (1978-11-01), pages 15 - 19, XP002992270 *
DON D. ET AL.: "VLSI Technology's new,high-speed 16-bit data encryption chip designed into HP cable modem family.", BUSINESS WIRE., 25 November 1995 (1995-11-25), pages 1, XP008055159 *
MELNYK V. ET AL.: "Set of Symmetric Block Ciphering Soft-Cores.", IEEE, 18 February 2003 (2003-02-18), pages 190 - 193, XP010675609 *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107534549A (en) * 2015-03-20 2018-01-02 慧与发展有限责任合伙企业 Data character stream block encryption

Also Published As

Publication number Publication date
WO2005081934A2 (en) 2005-09-09

Similar Documents

Publication Publication Date Title
Verbauwhede et al. Design and performance testing of a 2.29-GB/s Rijndael processor
JP5364840B2 (en) Encryption device
JP2002366029A (en) Encipherment safe against dpa(differential power analysis)
RU2008125109A (en) MULTI-CHANNEL HIGH-SPEED ENCRYPTION AND DECryption
CN105959107A (en) Novel and highly secure lightweight SFN block cipher implementation method
KR20050078271A (en) Hardware cryptographic engine and method improving power consumption and operation speed
KR20190020988A (en) Computer-executable lightweight white-box cryptographic method and apparatus thereof
TW200616407A (en) Methods of encoding and decoding data
WO2005081934A3 (en) Computer-implemented methods and systems for generating elastic block ciphers for encryption and decryption
Patil et al. An enhancement in international data encryption algorithm for increasing security
Ratha et al. An optimized encryption technique using an arbitrary matrix with probabilistic encryption
Kotel et al. Performance evaluation and design considerations of lightweight block cipher for low-cost embedded devices
Mahmoud et al. A Metamorphic-Key-Hopping GOST Cipher and Its FPGA Implementation
Kotel et al. Lightweight encryption algorithm based on modified XTEA for low-resource embedded devices
JP2008151829A (en) Encryption operation apparatus
Prathiba et al. FPGA implementation and analysis of the block cipher mode architectures for the present light weight encryption algorithm
Posteuca et al. New approaches for round-reduced PRINCE cipher cryptanalysis
Dilna et al. Area optimized and high throughput AES algorithm based on permutation data scramble approach
Pramod et al. An advanced AES algorithm using swap and 400 bit data block with flexible S-Box in Cloud Computing
Rajashekarappa et al. Study on cryptanalysis of the tiny encryption algorithm
JP5076160B2 (en) Encryption method and decryption method
Sharma et al. Study and performance analysis of idea with variable rounds
Lanjewar et al. Implementation of AES-256 Bit: A Review
WO2009030857A3 (en) Generator and method of generating a secret-key pseudo-random function
KR101508495B1 (en) ARIA encryption apparatus and method

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

122 Ep: pct application non-entry in european phase