WO2001082342A1 - Gas assisted rapid thermal annealing - Google Patents

Gas assisted rapid thermal annealing Download PDF

Info

Publication number
WO2001082342A1
WO2001082342A1 PCT/US2001/012801 US0112801W WO0182342A1 WO 2001082342 A1 WO2001082342 A1 WO 2001082342A1 US 0112801 W US0112801 W US 0112801W WO 0182342 A1 WO0182342 A1 WO 0182342A1
Authority
WO
WIPO (PCT)
Prior art keywords
wafer
gas
thermally conductive
processing
chamber
Prior art date
Application number
PCT/US2001/012801
Other languages
French (fr)
Inventor
Woo Sik Yoo
Original Assignee
Wafermasters Incorporated
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wafermasters Incorporated filed Critical Wafermasters Incorporated
Publication of WO2001082342A1 publication Critical patent/WO2001082342A1/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67098Apparatus for thermal treatment
    • H01L21/67115Apparatus for thermal treatment mainly by radiation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67098Apparatus for thermal treatment
    • H01L21/67109Apparatus for thermal treatment mainly by convection

Definitions

  • This invention generally relates to semiconductor manufacturing equipment and, more particularly, to an improved method for rapid thermal processing of a semiconductor wafer.
  • a semiconductor wafer may be treated at temperatures of from about 100° C to about 1300° C, under controlled conditions, in rather sophisticated furnaces.
  • these furnaces are horizontal or vertical type furnaces, which use various energy sources to heat the wafer, including radiant heaters, arc lamps, and tungsten-halogen lamps.
  • a typical horizontal or vertical type furnace requires a time t ⁇ for ramping up to a particular process temperature to process the wafers.
  • the ramp up rate for a typical furnace is usually between 5 °C/min to about 15 °C/min, which makes time ti typically on the order of about 1 hour.
  • a time t is required for cooling of the wafers, which is generally on the order of about 2 hours. Long processing times are typically unacceptable in advanced semiconductor device manufacturing because of dopant redistribution, excessive costs, excessive exposure to temperature, and high power requirements.
  • Rapid Thermal Processing which reduces the amount of time that a semiconductor device is exposed to high temperatures during processing.
  • the rapid thermal processing technique typically includes raising the temperature of the wafer and holding it at that temperature for a time long enough to successfully perform a fabrication process, and avoid such problems as unwanted dopant diffusion that would otherwise occur at the high processing temperatures.
  • FIG. 2 schematically illustrates a typical "cold-wall" RTP unit 2, having a wafer 4, which is heated by radiation, using a plurality of high intensity lamps 6.
  • the radiation energy is usually transmitted through a quartz window 8.
  • temperature uniformity across the wafer is a primary design consideration. Difficulties arise in achieving temperature uniformity when the temperature of the wafer is increased using primarily radiant heat transfer in a "cold- wall” furnace. Unfortunately, much of the heat energy is used to raise the temperature of the furnace walls, quartz windows, and wafer insertion equipment. Moreover, since over a period of the processing time, the wafer temperature is greater than that of the chamber walls, heat tends to be conducted away from the wafer making it more difficult to heat the wafer.
  • the present invention provides an improved method and structure for rapid thermal processing of a semiconductor wafer.
  • the improved method helps to improve process times so as to avoid, for example, the creation of thermal gradients in the process chamber, which can cause slip and warpage of the wafer.
  • the method adds a significant conductive heat transfer component to processes which may presently use primarily radiant heat transfer to raise the temperature of a semiconductor wafer.
  • the method includes the introduction of a thermally conductive gas, such as He or H 2 , or gases containing He or H 2 , into the processing chamber during processing.
  • a thermally conductive gas such as He or H 2 , or gases containing He or H 2
  • He and H 2 are examples of gases having high thermal conductivity relative to gases such as air, N 2; O 2; and Argon, across a wide range of process temperatures.
  • He and H 2 or gases containing these elements are examples of gases preferably suited for use in the present invention.
  • a method for processing a semiconductor device.
  • the method includes providing a processing chamber having an inner chamber surface, which defines a cavity configured to receive a semiconductor device. Next a thermally conductive gas is introduced into the processing chamber. Heat is conducted through said thermally conductive gas to change the temperature of the semiconductor device.
  • an apparatus for processing a semiconductor device in another aspect of the present invention, includes a processing chamber, which has an inner chamber surface defining a cavity configured to receive a semiconductor device.
  • the apparatus also includes a means for introducing a thermally conductive gas into the processing chamber. The thermally conductive gas conducts heat to and from the semiconductor device to change the temperature of the semiconductor device.
  • FIG. 1 is a graph representative of typical temperature heat-up and cool- down rates for a conventional wafer processing furnace
  • FIG. 2 is a simplified illustration of a typical cold-wall RTP unit
  • FIG. 3 is a graph showing typical thermal conductivity properties of selected gases over a range of temperatures
  • FIGS. 4 A and 4B illustrate schematically a side view and top view, respectively, of one embodiment of a semiconductor wafer processing system in accordance with the present invention
  • FIG. 5 is a simplified cross-sectional illustration of an embodiment of a reactor in accordance with the present invention
  • FIG. 6 A is a simplified cross-sectional illustration of another embodiment of a reactor in accordance with the present invention.
  • FIGS. 6B and 6C are a top and side view, respectively, of a component of the reactor in FIG. 6 A;
  • FIG. 7 illustrates of yet another embodiment of the reactor of the present invention.
  • FIG. 8 is a flow diagram of an embodiment of a process of the present invention
  • FIG. 9 is a graph comparing wafer temperature as a function of time between a wafer disposed in the pre-heated chamber in air and a wafer disposed in the pre-heated chamber in He in accordance with principles of the present invention.
  • FIGS. 4 A and 4B illustrate schematically a side view and top view, respectively, of one embodiment of a semiconductor wafer processing system 10 that establishes a representative environment of the present invention.
  • Processing system 10 includes a loading station 12 which has multiple platforms 14 for supporting and moving a wafer cassette 16 up and into a loadlock 18.
  • Wafer cassette 16 may be a removable cassette which is loaded onto a platform 14, either manually or with automated guided vehicles (AGV).
  • AGV automated guided vehicles
  • Wafer cassette 16 may also be a fixed cassette, in which case wafers are loaded onto cassette 16 using conventional robots or loaders (not shown).
  • loadlock 18 and transfer chamber 20 are maintained at atmospheric pressure or else are pumped down to a vacuum pressure using a pump 50.
  • a robot 22 within transfer chamber 20 rotates toward loadlock 18 and picks up a wafer 24 from cassette 16.
  • a reactor or thermal processing chamber 26, which may also be at atmospheric pressure or under vacuum pressure, accepts wafer 24 from robot 22 through a gate valve 30.
  • additional reactors may be added to the system, for example reactor 28 located vertically beneath chamber 26 to save floor space. Embodiments of reactor 26 in accordance with the present invention are described in greater detail below.
  • Robot 22 then retracts its arm which carried wafer 24 and, subsequently, gate valve 30 closes to begin the processing of wafer 24. After wafer 24 is processed as described below, gate valve 30 opens to allow robot 22 to pick-up and place wafer 24 into cooling station 60.
  • FIG. 8 is a flow diagram of an embodiment of a process 300 of the present invention.
  • a process chamber is provided and ramped up to a process temperature (310).
  • a wafer is loaded into the chamber (312).
  • the wafer may be loaded either before or after the inner chamber has reached a steady-state temperature.
  • a thermally conductive gas is introduced into the heated process chamber (314), such that the gas can contact the hot inner walls of the process chamber and the wafer surface.
  • the thermally conductive gas may be introduced into the process chamber after the wafer is loaded into the process chamber and while the temperature is ramping-up.
  • the thermally conductive gas conducts heat from the walls and structures of the process chamber to heat the wafer.
  • the thermal conductive gas may be H 2 or He or any gas containing H 2 or He.
  • the H 2 or He gas concentration may range from 0.1 % to 100 %.
  • the thermally conductive gas can enter the transfer chamber and act as a heat transfer conduit between the hot processed wafer and the relatively cooler walls of the transfer chamber, which acts to cool the wafer.
  • reactor 26 may be any type of "hot- wall” reactor which allows wafers to be loaded at wafer processing temperatures, of between about 100° to about 1200°c, without adverse results.
  • the reactor may be a hot-walled RTP reactor, such as is used in thermal anneals.
  • the reactor may be the type of reactor used for dopant diffusion, thermal oxidation, nitridation, chemical vapor deposition, and/or similar processes.
  • the reactor is bolted onto transfer chamber 20 and is further supported by a support frame 32. Process gases, coolant, and electrical connections may be provided through the rear end of the reactors using interfaces 34.
  • FIG. 5 is a simplified cross-sectional illustration of an embodiment of a reactor 100 in accordance with the present invention.
  • Reactor 100 may generally include a closed-end process chamber 106, which defines an interior cavity 108.
  • Process chamber 106 may be constructed with a substantially rectangular cross-section, having a minimal internal volume surrounding wafer 110.
  • the volume of process chamber 106 may be no greater than 5000 cm , preferably less than about 3000 cm 3 .
  • One result of the small volume is that uniformity in temperature is more easily maintained. Additionally, the small process chamber volume allows reactor 100 to be made smaller, and as a result, processing system 10 may be made smaller, requiring less clean room floor space.
  • Process chamber 106 may be made of aluminum, quartz or other suitable material, such as silicon carbide or Al 2 O 3 . To conduct a process, process chamber 106 should be capable of being pressurized. Typically, process chamber 106 should be able to withstand internal pressures of about 0.001 Torr to 1000 Torr, preferably between about 0.1 Torr and about 760 Torr. Within process chamber 106 are wafer support standoffs 112, which support the single wafer 110. Standoffs 112 may be any high temperature resistant material, such as quartz, and may have a height of between about 50 ⁇ m and about 20 mm. Opening 104, shown at the left end of process chamber 106, provides access for the loading and unloading of wafer 110 before and after processing.
  • Opening 104 may be a relatively small opening, but with a height and width large enough to accommodate a wafer of between about 0.5 to 2 mm thick and up to about 300 mm (-12 in.) in diameter, and the arm of robot 22 passing therethrough.
  • the height of opening 104 is no greater than between about 18 mm and 50 mm, and preferably, no greater than 20 mm.
  • the relatively small opening size helps to reduce radiation heat loss from process chamber 106, and keeps down the number of particles entering cavity 108 to allow for easier maintenance of the isothermal temperature environment.
  • a plurality of heating elements 114 surround a top and a bottom portion of process chamber 106.
  • Resistive heating elements 114 may be disposed in parallel across chamber 106 such that each element 114 is in relative close proximity to each other element 114.
  • each resistive heating element 114 may be spaced between about 5 mm and 50 mm apart; preferably between about 10 mm and 20 mm apart. Accordingly, the close spacing of heating elements 114 provides for an even heating temperature distribution across the wafer positioned in cavity 108.
  • Resistive heating element 114 may include a resistive heating element core and a filament wire.
  • the core is usually made of a ceramic material, but may be made of any high temperature rated, non-conductive material.
  • the filament wire is conventionally wrapped around the core to allow an optimal amount of heat energy to radiate from the element.
  • the filament wire may be any suitable resistively heatable wire, which is made from a high mass material for increased thermal response and high temperature stability, such as SiC, SiC coated graphite, graphite, NiCr, AlNi and other alloys.
  • the resistive heating filament wire is made of a combination Al-Ni-Fe material, known commonly as Kantal A-l or AF, available from Omega Corp. of Stamford, Connecticut.
  • Kantal A-l or AF available from Omega Corp. of Stamford, Connecticut.
  • a direct line voltage of between about 100 volts and about 500 volts may be used to power the resistive elements.
  • no complex power transformer is needed for controlling the output of resistive heating elements 114.
  • reactor 100 includes heat diffusing members 118 and 120, which are positioned proximate to and typically overlay heating elements 114.
  • Heat diffusing members 118 and 120 absorb the thermal energy output from heating elements 114 and dissipate the heat evenly within chamber 106. It should be appreciated that by heating wafer 110 from above and below, and further by keeping the distance between heat diffusing members 118 and 120 small, the temperature gradient within chamber 106 is more easily isothermally maintained. For example, if top heat diffusing member 118 is maintained at 1000°C and bottom heat diffusing member 120 is also maintained at 1000°C, the temperature in the small space between them should also be substantially maintained at 1000°C with very little fluctuation.
  • Heat diffusing members 118 and 120 may be any suitable heat diffusing material that has a sufficiently high thermal conductivity, preferably Silicon Carbide, Al O 3 , or graphite.
  • Reactor 100 is fully disclosed in co-pending U.S. Patent Application Serial No. 09/451, 494, filed November 30, 1999, which is herein incorporated by reference for all purposes.
  • FIG. 6A is a simplified illustration of yet another embodiment of a reactor in accordance with the present invention.
  • reactor 200 includes a process chamber 212, similar to that shown in FIG. 5, and a heating assembly 218.
  • Heating assembly 218 includes heating member or plate 220, at least one heat source 222, and a coupling mechanism 224.
  • heating assembly 218 may be positioned suspended within process chamber 212, in a cantilevered relationship on a wall of process chamber 212. Alternatively, heating assembly 218 may rest on mounts emanating up from a floor of process chamber 212.
  • heating plate 220 of heating assembly 218 may have a large mass relative to wafer 216, and may be fabricated from a material, such as silicon carbide, quartz, inconel, aluminum, steel, or any other material that will not react at processing temperatures with any ambient gases or with wafer 216.
  • a material such as silicon carbide, quartz, inconel, aluminum, steel, or any other material that will not react at processing temperatures with any ambient gases or with wafer 216.
  • wafer supports 226 Arranged on a top surface of heating plate 220 may be wafer supports 226.
  • wafer supports 226 extend outward from the surface of heating member 220 to support the single wafer 216. Wafer supports 226 are sized to ensure that wafer 216 is held in close proximity to heating member 220.
  • wafer supports 226 may each have a height of between about 50 ⁇ m and about 20 mm, preferably about 2 mm to about 8 mm.
  • the present invention includes at least three wafer supports 226 to ensure stability.
  • the total area of contact between wafer supports 226 and wafer 216 is less than the size of the wafer, preferably less than about 300 mm 2 .
  • Heating plate 220 may be formed into any geometric shape, preferably a shape which resembles that of the wafer. In a preferred embodiment, heating plate 220 is a circular plate.
  • the dimensions of heating plate 220 may be larger than the dimensions of wafer 216, such that the surface area of the wafer is completely overlaid by the surface area of heating plate 220. As illustrated in FIG.
  • the diameter of heating plate 220 may be no less than the diameter of wafer 216; preferably, the diameter of heating plate 220 is greater than the diameter of wafer 216.
  • the radius of heating plate 220 is greater than the radius of wafer 216 by about a length ⁇ , which is between about 1 mm and 100 mm, preferably 25 to 50 mm.
  • Heat source 222 may be a resistive heating element or other conductive/ radiant heat source, which can be made to contact a peripheral portion of heating plate 220 or may be embedded within heating plate 220.
  • the resistive heating element may be made of any high temperature rated material, such as a suitable resistively heatable wire, which is made from a high mass material for increased thermal response and high temperature stability, such as SiC, SiC coated graphite, graphite, AlCr, AlNi and other alloys. Resistive heating elements of this type are available from Omega Corp. of Stamford, Connecticut.
  • Coupling mechanism 224 includes a mounting bracket 228 and electrical leads 230 to provide an electrical power connection to heat source 222.
  • Mounting bracket 228 is coupled to an internal wall of process chamber 212 using conventional mounting techniques. Once mounted, electrical leads 230 can extend outside of process chamber 212 to be connectable to an appropriate power source.
  • the power source may be a direct line voltage of between about 100 volts and about 500 volts.
  • FIG. 7 is an illustration of yet another embodiment of the reactor of the present invention.
  • a plurality of heating members 220 may be stacked together within process chamber 212.
  • mounting holes 232 (Fig. 6A) are provided on a periphery of each heating member 220 and extend therethrough. Any appropriate number of mounting holes may be used to ensure that each heating member 220 is supported.
  • a rod 234 or similar structure may be threaded through mounting holes 232 and spacers 236. Spacers 236 keep each heating member 220 an appropriate distance away from each other heating member 220, which ensures that wafer supports 226 and wafer 216 can be fit in-between stacked heating members 220.
  • each mounting hole 232 is positioned on the half of heating member 220 nearest coupling mechanism 224.
  • the half of heating member 220 toward where the loading/unloading of wafer 216 occurs is free of spacers 236.
  • This arrangement ensures that the loading/unloading of wafer 216 onto each heating member 220 is not impeded.
  • the distance between the stacked heating plates may be between about 10 mm and 50 mm, more preferably about 20 mm.
  • the top most stacked heating member 220(designated as heating member 238) may be the same in structure and function as each other heating member 220, except that the top most heating member 238 may not have a wafer placed upon it.
  • wafer 216 can be heated from top and bottom, which may provide a more uniform and consistent heating environment across the wafer.
  • FIG. 9 shows experimental data of wafer temperature as a function of time between a 200 mm wafer disposed in the pre-heated chamber in air and a 200 mm wafer disposed in the pre-heated chamber in He.
  • the temperature of the wafer disposed in He rises to 300°C in about 35 seconds of processing time.
  • the wafer in air requires more than about 100 seconds of processing time to reach a temperature of 300°C.
  • the present invention reduces wafer processing times, which can help increase wafer throughput and decrease processing costs.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Chemical Vapour Deposition (AREA)

Abstract

An improved method for rapid thermal processing of a semiconductor wafer. The method adds a significant conductive heat transfer component to a semiconductor process, which changes the temperature of a semiconductor wafer. The method can include the introduction of a thermally conductive gas, such as He or H2, into the processing chamber during processing of a semiconductor wafer. Once the wafer is disposed in the chamber, the thermally conductive gas acts to conduct heat from the walls of the chamber to the wafer surface, to heat the wafer. Alternatively, as the wafer is removed from the hot processing chamber and moved into an adjoining loadlock, the thermally conductive gas can act as a heat transfer conduit between the hot wafer and the relatively cooler walls of the loadlock to cool the wafer.

Description

GAS ASSISTED RAPID THERMAL ANNEALING
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention generally relates to semiconductor manufacturing equipment and, more particularly, to an improved method for rapid thermal processing of a semiconductor wafer.
2. Description of Related Art
In the semiconductor manufacturing industry, depending upon the particular process, a semiconductor wafer may be treated at temperatures of from about 100° C to about 1300° C, under controlled conditions, in rather sophisticated furnaces. Commonly, these furnaces are horizontal or vertical type furnaces, which use various energy sources to heat the wafer, including radiant heaters, arc lamps, and tungsten-halogen lamps. As shown in FIG. 1, a typical horizontal or vertical type furnace requires a time tϊ for ramping up to a particular process temperature to process the wafers. The ramp up rate for a typical furnace is usually between 5 °C/min to about 15 °C/min, which makes time ti typically on the order of about 1 hour. A time t is required for cooling of the wafers, which is generally on the order of about 2 hours. Long processing times are typically unacceptable in advanced semiconductor device manufacturing because of dopant redistribution, excessive costs, excessive exposure to temperature, and high power requirements.
In order to continue to make advancements in the development of semiconductor devices, especially semiconductor devices of decreased dimensions, new processing and manufacturing techniques have been developed. One such processing technique is know as Rapid Thermal Processing (RTP), which reduces the amount of time that a semiconductor device is exposed to high temperatures during processing. The rapid thermal processing technique, typically includes raising the temperature of the wafer and holding it at that temperature for a time long enough to successfully perform a fabrication process, and avoid such problems as unwanted dopant diffusion that would otherwise occur at the high processing temperatures.
FIG. 2 schematically illustrates a typical "cold-wall" RTP unit 2, having a wafer 4, which is heated by radiation, using a plurality of high intensity lamps 6. The radiation energy is usually transmitted through a quartz window 8. As in most forms of wafer processing, temperature uniformity across the wafer is a primary design consideration. Difficulties arise in achieving temperature uniformity when the temperature of the wafer is increased using primarily radiant heat transfer in a "cold- wall" furnace. Unfortunately, much of the heat energy is used to raise the temperature of the furnace walls, quartz windows, and wafer insertion equipment. Moreover, since over a period of the processing time, the wafer temperature is greater than that of the chamber walls, heat tends to be conducted away from the wafer making it more difficult to heat the wafer.
SUMMARY OF THE INVENTION
The present invention provides an improved method and structure for rapid thermal processing of a semiconductor wafer. The improved method helps to improve process times so as to avoid, for example, the creation of thermal gradients in the process chamber, which can cause slip and warpage of the wafer. The method adds a significant conductive heat transfer component to processes which may presently use primarily radiant heat transfer to raise the temperature of a semiconductor wafer. The method includes the introduction of a thermally conductive gas, such as He or H2, or gases containing He or H2, into the processing chamber during processing. As shown in FIG. 3, He and H2 are examples of gases having high thermal conductivity relative to gases such as air, N2; O2; and Argon, across a wide range of process temperatures. Thus, He and H2 or gases containing these elements are examples of gases preferably suited for use in the present invention.
In one aspect of the present invention, a method is provided for processing a semiconductor device. The method includes providing a processing chamber having an inner chamber surface, which defines a cavity configured to receive a semiconductor device. Next a thermally conductive gas is introduced into the processing chamber. Heat is conducted through said thermally conductive gas to change the temperature of the semiconductor device.
In another aspect of the present invention, an apparatus for processing a semiconductor device is provided. The apparatus includes a processing chamber, which has an inner chamber surface defining a cavity configured to receive a semiconductor device. The apparatus also includes a means for introducing a thermally conductive gas into the processing chamber. The thermally conductive gas conducts heat to and from the semiconductor device to change the temperature of the semiconductor device. These and other features and advantages of the present invention will be more readily apparent from the detailed description of the preferred embodiments set forth below taken in conjunction with the accompanying drawings.
BRIEF DESCRIPTION OF THE FIGURES
FIG. 1 is a graph representative of typical temperature heat-up and cool- down rates for a conventional wafer processing furnace;
FIG. 2 is a simplified illustration of a typical cold-wall RTP unit; FIG. 3 is a graph showing typical thermal conductivity properties of selected gases over a range of temperatures; FIGS. 4 A and 4B illustrate schematically a side view and top view, respectively, of one embodiment of a semiconductor wafer processing system in accordance with the present invention;
FIG. 5 is a simplified cross-sectional illustration of an embodiment of a reactor in accordance with the present invention; FIG. 6 A is a simplified cross-sectional illustration of another embodiment of a reactor in accordance with the present invention;
FIGS. 6B and 6C are a top and side view, respectively, of a component of the reactor in FIG. 6 A;
FIG. 7 illustrates of yet another embodiment of the reactor of the present invention;
FIG. 8 is a flow diagram of an embodiment of a process of the present invention; and FIG. 9 is a graph comparing wafer temperature as a function of time between a wafer disposed in the pre-heated chamber in air and a wafer disposed in the pre-heated chamber in He in accordance with principles of the present invention.
DETAILED DESCRIPTION
FIGS. 4 A and 4B illustrate schematically a side view and top view, respectively, of one embodiment of a semiconductor wafer processing system 10 that establishes a representative environment of the present invention. Processing system 10 includes a loading station 12 which has multiple platforms 14 for supporting and moving a wafer cassette 16 up and into a loadlock 18. Wafer cassette 16 may be a removable cassette which is loaded onto a platform 14, either manually or with automated guided vehicles (AGV). Wafer cassette 16 may also be a fixed cassette, in which case wafers are loaded onto cassette 16 using conventional robots or loaders (not shown). Once wafer cassette 16 is inside loadlock 18, loadlock 18 and transfer chamber 20 are maintained at atmospheric pressure or else are pumped down to a vacuum pressure using a pump 50. A robot 22 within transfer chamber 20 rotates toward loadlock 18 and picks up a wafer 24 from cassette 16. A reactor or thermal processing chamber 26, which may also be at atmospheric pressure or under vacuum pressure, accepts wafer 24 from robot 22 through a gate valve 30. Optionally, additional reactors may be added to the system, for example reactor 28 located vertically beneath chamber 26 to save floor space. Embodiments of reactor 26 in accordance with the present invention are described in greater detail below. Robot 22 then retracts its arm which carried wafer 24 and, subsequently, gate valve 30 closes to begin the processing of wafer 24. After wafer 24 is processed as described below, gate valve 30 opens to allow robot 22 to pick-up and place wafer 24 into cooling station 60. Cooling station 60 cools the newly processed wafers before they are placed back into a wafer cassette in loadlock 18. FIG. 8 is a flow diagram of an embodiment of a process 300 of the present invention. In this embodiment, a process chamber is provided and ramped up to a process temperature (310). A wafer is loaded into the chamber (312). The wafer may be loaded either before or after the inner chamber has reached a steady-state temperature. Next, a thermally conductive gas is introduced into the heated process chamber (314), such that the gas can contact the hot inner walls of the process chamber and the wafer surface. Alternatively, the thermally conductive gas may be introduced into the process chamber after the wafer is loaded into the process chamber and while the temperature is ramping-up. This alternative embodiment creates a more uniform temperature distribution through the process chamber. The thermally conductive gas conducts heat from the walls and structures of the process chamber to heat the wafer. In one embodiment, the thermal conductive gas may be H2 or He or any gas containing H2 or He. Thus, the H2 or He gas concentration may range from 0.1 % to 100 %. In conjunction with the radiant heat transfer in the process chamber, the conductive heat transfer causes the temperature of the wafer to rise much more rapidly. Conversely, as the wafer is removed from the hot processing chamber (318) and moved to an adjoining cooling station, the thermally conductive gas can enter the transfer chamber and act as a heat transfer conduit between the hot processed wafer and the relatively cooler walls of the transfer chamber, which acts to cool the wafer.
Referring again to FIGS. 4A and 4B, reactor 26 may be any type of "hot- wall" reactor which allows wafers to be loaded at wafer processing temperatures, of between about 100° to about 1200°c, without adverse results. In accordance with the present invention, the reactor may be a hot-walled RTP reactor, such as is used in thermal anneals. In other embodiments, the reactor may be the type of reactor used for dopant diffusion, thermal oxidation, nitridation, chemical vapor deposition, and/or similar processes. The reactor is bolted onto transfer chamber 20 and is further supported by a support frame 32. Process gases, coolant, and electrical connections may be provided through the rear end of the reactors using interfaces 34.
FIG. 5 is a simplified cross-sectional illustration of an embodiment of a reactor 100 in accordance with the present invention. Reactor 100 may generally include a closed-end process chamber 106, which defines an interior cavity 108. Process chamber 106 may be constructed with a substantially rectangular cross-section, having a minimal internal volume surrounding wafer 110. In an exemplary embodiment, the volume of process chamber 106 may be no greater than 5000 cm , preferably less than about 3000 cm3. One result of the small volume is that uniformity in temperature is more easily maintained. Additionally, the small process chamber volume allows reactor 100 to be made smaller, and as a result, processing system 10 may be made smaller, requiring less clean room floor space. Process chamber 106 may be made of aluminum, quartz or other suitable material, such as silicon carbide or Al2O3. To conduct a process, process chamber 106 should be capable of being pressurized. Typically, process chamber 106 should be able to withstand internal pressures of about 0.001 Torr to 1000 Torr, preferably between about 0.1 Torr and about 760 Torr. Within process chamber 106 are wafer support standoffs 112, which support the single wafer 110. Standoffs 112 may be any high temperature resistant material, such as quartz, and may have a height of between about 50 μm and about 20 mm. Opening 104, shown at the left end of process chamber 106, provides access for the loading and unloading of wafer 110 before and after processing. Opening 104 may be a relatively small opening, but with a height and width large enough to accommodate a wafer of between about 0.5 to 2 mm thick and up to about 300 mm (-12 in.) in diameter, and the arm of robot 22 passing therethrough. The height of opening 104 is no greater than between about 18 mm and 50 mm, and preferably, no greater than 20 mm. The relatively small opening size helps to reduce radiation heat loss from process chamber 106, and keeps down the number of particles entering cavity 108 to allow for easier maintenance of the isothermal temperature environment. In this embodiment, a plurality of heating elements 114 surround a top and a bottom portion of process chamber 106. Resistive heating elements 114 may be disposed in parallel across chamber 106 such that each element 114 is in relative close proximity to each other element 114. For example, each resistive heating element 114 may be spaced between about 5 mm and 50 mm apart; preferably between about 10 mm and 20 mm apart. Accordingly, the close spacing of heating elements 114 provides for an even heating temperature distribution across the wafer positioned in cavity 108. Resistive heating element 114 may include a resistive heating element core and a filament wire. The core is usually made of a ceramic material, but may be made of any high temperature rated, non-conductive material. The filament wire is conventionally wrapped around the core to allow an optimal amount of heat energy to radiate from the element. The filament wire may be any suitable resistively heatable wire, which is made from a high mass material for increased thermal response and high temperature stability, such as SiC, SiC coated graphite, graphite, NiCr, AlNi and other alloys. Preferably, the resistive heating filament wire is made of a combination Al-Ni-Fe material, known commonly as Kantal A-l or AF, available from Omega Corp. of Stamford, Connecticut. A direct line voltage of between about 100 volts and about 500 volts may be used to power the resistive elements. Thus, in this embodiment no complex power transformer is needed for controlling the output of resistive heating elements 114.
Optionally, reactor 100 includes heat diffusing members 118 and 120, which are positioned proximate to and typically overlay heating elements 114. Heat diffusing members 118 and 120 absorb the thermal energy output from heating elements 114 and dissipate the heat evenly within chamber 106. It should be appreciated that by heating wafer 110 from above and below, and further by keeping the distance between heat diffusing members 118 and 120 small, the temperature gradient within chamber 106 is more easily isothermally maintained. For example, if top heat diffusing member 118 is maintained at 1000°C and bottom heat diffusing member 120 is also maintained at 1000°C, the temperature in the small space between them should also be substantially maintained at 1000°C with very little fluctuation. Heat diffusing members 118 and 120 may be any suitable heat diffusing material that has a sufficiently high thermal conductivity, preferably Silicon Carbide, Al O3, or graphite. Reactor 100 is fully disclosed in co-pending U.S. Patent Application Serial No. 09/451, 494, filed November 30, 1999, which is herein incorporated by reference for all purposes.
FIG. 6A is a simplified illustration of yet another embodiment of a reactor in accordance with the present invention. In this embodiment, reactor 200 includes a process chamber 212, similar to that shown in FIG. 5, and a heating assembly 218. Heating assembly 218 includes heating member or plate 220, at least one heat source 222, and a coupling mechanism 224. In a preferred embodiment, heating assembly 218 may be positioned suspended within process chamber 212, in a cantilevered relationship on a wall of process chamber 212. Alternatively, heating assembly 218 may rest on mounts emanating up from a floor of process chamber 212.
As shown in FIG. 6B and 6C, heating plate 220 of heating assembly 218 may have a large mass relative to wafer 216, and may be fabricated from a material, such as silicon carbide, quartz, inconel, aluminum, steel, or any other material that will not react at processing temperatures with any ambient gases or with wafer 216. Arranged on a top surface of heating plate 220 may be wafer supports 226. In a preferred embodiment, wafer supports 226 extend outward from the surface of heating member 220 to support the single wafer 216. Wafer supports 226 are sized to ensure that wafer 216 is held in close proximity to heating member 220. For example, wafer supports 226 may each have a height of between about 50 μm and about 20 mm, preferably about 2 mm to about 8 mm. The present invention includes at least three wafer supports 226 to ensure stability. However, the total area of contact between wafer supports 226 and wafer 216 is less than the size of the wafer, preferably less than about 300 mm2. Heating plate 220 may be formed into any geometric shape, preferably a shape which resembles that of the wafer. In a preferred embodiment, heating plate 220 is a circular plate. The dimensions of heating plate 220 may be larger than the dimensions of wafer 216, such that the surface area of the wafer is completely overlaid by the surface area of heating plate 220. As illustrated in FIG. 6 A, the diameter of heating plate 220 may be no less than the diameter of wafer 216; preferably, the diameter of heating plate 220 is greater than the diameter of wafer 216. For example, the radius of heating plate 220 is greater than the radius of wafer 216 by about a length γ, which is between about 1 mm and 100 mm, preferably 25 to 50 mm.
On a periphery of heating plate 220 is at least one heat source 222. Heat source 222 may be a resistive heating element or other conductive/ radiant heat source, which can be made to contact a peripheral portion of heating plate 220 or may be embedded within heating plate 220. The resistive heating element may be made of any high temperature rated material, such as a suitable resistively heatable wire, which is made from a high mass material for increased thermal response and high temperature stability, such as SiC, SiC coated graphite, graphite, AlCr, AlNi and other alloys. Resistive heating elements of this type are available from Omega Corp. of Stamford, Connecticut.
Coupling mechanism 224 includes a mounting bracket 228 and electrical leads 230 to provide an electrical power connection to heat source 222. Mounting bracket 228 is coupled to an internal wall of process chamber 212 using conventional mounting techniques. Once mounted, electrical leads 230 can extend outside of process chamber 212 to be connectable to an appropriate power source. The power source may be a direct line voltage of between about 100 volts and about 500 volts.
FIG. 7 is an illustration of yet another embodiment of the reactor of the present invention. Referring to FIGS. 6A-6C and 7 a plurality of heating members 220 may be stacked together within process chamber 212. In a preferred embodiment, mounting holes 232 (Fig. 6A) are provided on a periphery of each heating member 220 and extend therethrough. Any appropriate number of mounting holes may be used to ensure that each heating member 220 is supported. In one embodiment, a rod 234 or similar structure may be threaded through mounting holes 232 and spacers 236. Spacers 236 keep each heating member 220 an appropriate distance away from each other heating member 220, which ensures that wafer supports 226 and wafer 216 can be fit in-between stacked heating members 220. As best understood with reference to FIG. 6B, each mounting hole 232 is positioned on the half of heating member 220 nearest coupling mechanism 224. In this manner, the half of heating member 220 toward where the loading/unloading of wafer 216 occurs, is free of spacers 236. This arrangement ensures that the loading/unloading of wafer 216 onto each heating member 220 is not impeded. Preferably, the distance between the stacked heating plates may be between about 10 mm and 50 mm, more preferably about 20 mm. The top most stacked heating member 220(designated as heating member 238) may be the same in structure and function as each other heating member 220, except that the top most heating member 238 may not have a wafer placed upon it. As can be best understood from FIG. 7, in the stacked arrangement, wafer 216 can be heated from top and bottom, which may provide a more uniform and consistent heating environment across the wafer.
FIG. 9 shows experimental data of wafer temperature as a function of time between a 200 mm wafer disposed in the pre-heated chamber in air and a 200 mm wafer disposed in the pre-heated chamber in He. For example, the temperature of the wafer disposed in He rises to 300°C in about 35 seconds of processing time. The wafer in air requires more than about 100 seconds of processing time to reach a temperature of 300°C. Thus, the present invention reduces wafer processing times, which can help increase wafer throughput and decrease processing costs.
Having thus described embodiments of the present invention, persons skilled in the art will recognize that changes may be made in form and detail without departing from the spirit and scope of the invention. Thus the invention is limited only by the following claims.

Claims

WHAT IS CLAIMED IS:
1. A method for processing a semiconductor device, the method comprising: providing a processing chamber having an inner chamber surface defining a cavity configured to receive a semiconductor device therein; introducing a thermally conductive gas into said processing chamber; and conducting heat through said thermally conductive gas to change the temperature of said semiconductor device.
2. The method of Claim 1 , further comprising radiating heat from said inner chamber surface to change the temperature of said semiconductor device.
3. The method of Claim 1 , wherein said process chamber comprises a rapid thermal processing (RTP) chamber.
4. The method of Claim 1 , wherein said inner chamber surface is heated with a resistance heating element to a selected processing temperature.
5. The method of Claim 1 , wherein said heating of said semiconductor device occurs at a rate of about 50 °C/min.
6. The method of Claim 1 , wherein said thermally conductive gas is taken from the group consisting of He gas, H2 gas, and gas mixtures containing
He gas and H2 gas.
7. The method of Claim 1 , wherein said thermally conductive gas has a thermal conductivity greater than the thermal conductivity of N2 and O2.
8. The method of Claim 1 , wherein said pressure in said processing chamber is between about 0.001 Torr and 1000 Torr.
9. A method for processing a semiconductor wafer, the method comprising: providing a rapid thermal processing chamber having a resistance heated wall defining a cavity capable of receiving said wafer; and introducing a thermally conductive gas into said rapid thermal processing chamber; and conducting heat through said thermally conductive gas between said resistance heated wall and said wafer to vary the temperature of said wafer.
10. The method of Claim 9, further comprising heating said wafer through radiation of heat from said resistance heated wall.
11. The method of Claim 9, wherein said temperature of said wafer varies at a rate of about 50 °C/min.
12. The method of Claim 9, wherein said thermally conductive gas has a thermal conductivity greater than the thermal conductivity of air, N2 and O2.
13. The method of Claim 9, wherein said thermally conductive gas is taken from the group consisting of He gas, H2 gas, and gas mixtures containing He gas and H2 gas.
14. The method of Claim 9, wherein said pressure in said processing chamber is between about 0.001 Torr and 1000 Torr.
15. The method of Claim 9, further comprising cooling said wafer by conducting heat through said thermally conductive gas between said wafer and a wall.
16. An apparatus for processing a semiconductor device, the apparatus comprising: a processing chamber having an inner chamber surface defining a cavity configured to receive a semiconductor device therein; and means for introducing a thermally conductive gas into said processing chamber, said thermally conductive gas conducting heat to and from said semiconductor device to change the temperature of said semiconductor device.
17. The apparatus of Claim 16, wherein said process chamber comprises a rapid thermal processing (RTP) chamber.
18. The apparatus of Claim 16, wherein said heating of said semiconductor device occurs at a rate of about 50 °C/min.
19. The apparatus of Claim 16, wherein said thermally conductive gas is taken from the group consisting of He gas, H2 gas, and gas mixtures containing He gas and H2 gas.
20. The apparatus of Claim 16, wherein said thermally conductive gas has a thermal conductivity greater than the thermal conductivity of N2 and O2.
PCT/US2001/012801 2000-04-26 2001-04-18 Gas assisted rapid thermal annealing WO2001082342A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US55805600A 2000-04-26 2000-04-26
US09/558,056 2000-04-26

Publications (1)

Publication Number Publication Date
WO2001082342A1 true WO2001082342A1 (en) 2001-11-01

Family

ID=24228011

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/012801 WO2001082342A1 (en) 2000-04-26 2001-04-18 Gas assisted rapid thermal annealing

Country Status (1)

Country Link
WO (1) WO2001082342A1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2003041132A2 (en) * 2001-11-08 2003-05-15 Wafermasters, Inc. Gas-assisted rapid thermal processing
CN103123905A (en) * 2011-11-18 2013-05-29 上海华虹Nec电子有限公司 Rapid heat processing device and method
JP2016053466A (en) * 2014-09-04 2016-04-14 光洋サーモシステム株式会社 Heat treatment device
CN114388654A (en) * 2021-12-13 2022-04-22 泰州隆基乐叶光伏科技有限公司 Silicon wafer heating device and method

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0419302A1 (en) * 1989-08-19 1991-03-27 Fujitsu Limited A method of manufacturing semiconductor on insulator
GB2298314A (en) * 1994-08-12 1996-08-28 Samsung Electronics Co Ltd Apparatus for rapid thermal processing
US5683518A (en) * 1993-01-21 1997-11-04 Moore Epitaxial, Inc. Rapid thermal processing apparatus for processing semiconductor wafers
US5881208A (en) * 1995-12-20 1999-03-09 Sematech, Inc. Heater and temperature sensor array for rapid thermal processing thermal core
EP0926719A2 (en) * 1997-12-26 1999-06-30 Canon Kabushiki Kaisha Method and apparatus for heat-treating an SOI substrate and method of preparing an SOI substrate by using the same
US5936829A (en) * 1997-01-02 1999-08-10 Cvc Products, Inc. Thermally conductive chuck for vacuum processor

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0419302A1 (en) * 1989-08-19 1991-03-27 Fujitsu Limited A method of manufacturing semiconductor on insulator
US5683518A (en) * 1993-01-21 1997-11-04 Moore Epitaxial, Inc. Rapid thermal processing apparatus for processing semiconductor wafers
GB2298314A (en) * 1994-08-12 1996-08-28 Samsung Electronics Co Ltd Apparatus for rapid thermal processing
US5881208A (en) * 1995-12-20 1999-03-09 Sematech, Inc. Heater and temperature sensor array for rapid thermal processing thermal core
US5936829A (en) * 1997-01-02 1999-08-10 Cvc Products, Inc. Thermally conductive chuck for vacuum processor
EP0926719A2 (en) * 1997-12-26 1999-06-30 Canon Kabushiki Kaisha Method and apparatus for heat-treating an SOI substrate and method of preparing an SOI substrate by using the same

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2003041132A2 (en) * 2001-11-08 2003-05-15 Wafermasters, Inc. Gas-assisted rapid thermal processing
WO2003041132A3 (en) * 2001-11-08 2003-06-26 Wafermasters Inc Gas-assisted rapid thermal processing
US6887803B2 (en) 2001-11-08 2005-05-03 Wafermasters, Inc. Gas-assisted rapid thermal processing
US7358200B2 (en) 2001-11-08 2008-04-15 Wafermasters, Inc. Gas-assisted rapid thermal processing
CN103123905A (en) * 2011-11-18 2013-05-29 上海华虹Nec电子有限公司 Rapid heat processing device and method
JP2016053466A (en) * 2014-09-04 2016-04-14 光洋サーモシステム株式会社 Heat treatment device
CN114388654A (en) * 2021-12-13 2022-04-22 泰州隆基乐叶光伏科技有限公司 Silicon wafer heating device and method
CN114388654B (en) * 2021-12-13 2023-10-24 泰州隆基乐叶光伏科技有限公司 Silicon wafer heating device and method

Similar Documents

Publication Publication Date Title
US6887803B2 (en) Gas-assisted rapid thermal processing
US6774060B2 (en) Methods and apparatus for thermally processing wafers
KR100457348B1 (en) Single wafer annealing oven
US6727194B2 (en) Wafer batch processing system and method
US6342691B1 (en) Apparatus and method for thermal processing of semiconductor substrates
JP2766774B2 (en) Method for cooling and heating large area glass substrate and apparatus therefor
US20060105107A1 (en) Reactor design for reduced particulate generation
US6303906B1 (en) Resistively heated single wafer furnace
US20080017628A1 (en) Multizone heater for furnace
EP1559133B1 (en) Forced convection assisted rapid thermal furnace
WO2001082342A1 (en) Gas assisted rapid thermal annealing
JP2002530847A (en) Heat treatment apparatus, system and method for treating semiconductor substrate
WO2004013901A2 (en) Batch furnace
CN114334730A (en) Wafer preheating loading cavity and preheating method thereof
JP3240187B2 (en) Heat treatment method and vertical heat treatment apparatus used therefor
JPH03228320A (en) Thin film forming device

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): JP KR

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR

121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP