WO1999009591A1 - Component with protective layer and method for producing a protective layer for a component - Google Patents
Component with protective layer and method for producing a protective layer for a component Download PDFInfo
- Publication number
- WO1999009591A1 WO1999009591A1 PCT/EP1998/005018 EP9805018W WO9909591A1 WO 1999009591 A1 WO1999009591 A1 WO 1999009591A1 EP 9805018 W EP9805018 W EP 9805018W WO 9909591 A1 WO9909591 A1 WO 9909591A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- component
- protective layer
- housing
- circuit element
- layer
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3135—Double encapsulation or coating and encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/315—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the encapsulation having a cavity
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
- H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
- H01L2224/02163—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
- H01L2224/02165—Reinforcing structures
- H01L2224/02166—Collar structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48257—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85909—Post-treatment of the connector or wire bonding area
- H01L2224/8592—Applying permanent coating, e.g. protective coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0102—Calcium [Ca]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01032—Germanium [Ge]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01061—Promethium [Pm]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01068—Erbium [Er]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01075—Rhenium [Re]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12044—OLED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
Definitions
- the invention relates to a component with a protective layer and a method for producing a component with a protective layer.
- the protective layer is dripped onto the surface of the chip to be protected and spun off in order to distribute the layer evenly.
- the thickness of the protective layer is determined by various properties, in particular the consistency and the drying and curing properties of the protective material and the speed during the centrifugal process. Silicon or epoxy resins are preferably applied, which distribute favorably during spin coating.
- the electronic component is then enclosed in a housing.
- the disadvantage of the method is that the protective materials applied in this way protect the surface of the chip, but do not guarantee hermetic sealing. Even after a process step to harden the protective layer, the gas and moisture permeability is speed so large that corrosion problems such as delamination and explosive swelling of moisture-containing cavities occur in the housing, in particular in the case of semiconductor components which are to be used in the high temperature range. Furthermore, there is a risk that bond wires in a fully assembled chip will be damaged when the protective layer is thrown off.
- DE 44 35 120 AI discloses a component with a protective layer made of plastic divided into several individual layers, which at least partially covers the component and has different chemical and / or physical material properties over its thickness.
- the degree of crosslinking can be set separately for each individual layer.
- the degree of crosslinking can be set separately for each individual layer.
- interfaces are formed between the individual layers of the protective layer. These are possible diffusion paths for moisture into the interior of the protective layer. Adjustments to the elastic properties of the successive individual layers are necessary at the boundary layers, so that e.g. the hardness or the elasticity of adjacent layers must not differ too much, since otherwise adhesion problems of the individual layers may occur.
- the object of the invention is to provide a component with a protective layer in which the hermeticity of the protective layer is improved and a method for the simple production of a component with a protective layer.
- the component according to the invention is provided with a protective layer, in particular an outer protective layer, which has different chemical and / or physical material properties over its thickness.
- the component is particularly preferably a semiconductor component which is covered on its outer surface with a protective layer. It is favorable to encapsulate the component in a housing. It is particularly advantageous if the protective layer remote from the component has a greater hardness than close to the component. This makes it possible to adapt the protective layer well to the component.
- the properties of the protective layer can expediently also have greater elasticity away from the component than near the component. It is also possible that the protective layer away from the component can have a greater moisture tightness than near the component.
- a further advantageous embodiment is when the protective layer close to the component has a greater hardness than remote from the component. This allows the component to be encapsulated particularly well in a housing, since any filling compounds or housing covers can adapt well to the protective layer and cavities are avoided. Another advantageous embodiment is that the protective layer near the component has greater elasticity and / or moisture tightness than remote from the component
- a preferred embodiment is that the protective layer has organic properties remote from the component and inorganic properties close to the component.
- the adhesion of an encapsulation to the component with the outer protective layer is improved, since this adapts particularly advantageously to its base.
- the component surface is hermetically protected with a dense layer.
- a preferred embodiment is that the protective layer has organic properties close to the component and inorganic properties remote from the component.
- the adhesion of the protective layer to the component surface is improved, since it adapts particularly advantageously to its base.
- the protective layer surface is hermetically sealed and protects the component underneath.
- the protective layer has a sequence of organic, inorganic and organic properties over its thickness.
- the protective layer has a sequence of inorganic, organic and inorganic properties over its thickness. This enables a hermetic sealing of a component to be optimally adapted to the intended use. It is advantageous if the protective layer has only organic material properties. A white tere advantageous embodiment is that the protective layer has only inorganic material properties.
- a favorable arrangement is when the protective layer covers the surface of an integrated semiconductor component directly. Another favorable embodiment is to arrange the protective layer on an inner surface of a housing. Another advantageous embodiment is to arrange the protective layer on an outer surface of a housing.
- the protective layer has only a small thickness between 0.1 ⁇ m and 10 ⁇ m. This enables space-saving encapsulation of components. Nevertheless, the hermeticity of the protective layer and / or the encapsulation is guaranteed.
- a first reaction component in liquid form is first passed in a controlled manner into a vacuum area, evaporated there and passed essentially free of carrier gas into a reaction zone of a vacuum system, where it is combined with at least one constituent under the action of thermal and / or electromagnetic energy reacts to form a reaction product and is deposited on a surface to be coated and forms a layer there, the physical and / or chemical layer properties being gradually changed over the thickness of the growing layer by a controlled change in the composition of the reaction gas .
- Oxygen is preferably added to the reaction gas during the deposition of the reaction product.
- the oxygen is particularly preferably added during the deposition with a changing concentration.
- the reaction zone is expediently acted on with high-frequency electromagnetic radiation.
- Favorable reaction gases are argon and / or nitrogen and or hexamethyldisilazane (HMDSN). It is advantageous that a reaction gas pressure between 0.1 mbar and 1.5 mbar is used.
- the liquid precursor is expediently added at a flow between 0.1 ml / h and 50 ml / h.
- Fig. 2 shows a section through an inventive component with an electronic
- FIG. 3 shows a section through a component according to the invention with an electronic circuit element with a protective layer and a housing
- FIG. 4 shows a section through a component according to the invention with an electronic circuit element with a protective layer and a housing with an inside protective layer
- FIG 5 shows a section through a component according to the invention with an electronic circuit element with a protective layer and a housing with an outer protective layer
- FIG. 6 shows a section through a component according to the invention with an electronic circuit element with a protective layer and a housing with a filled cavity.
- the component according to the invention has an outer protective layer in the manner of a gradient layer, the protective layer at least partially covering the component.
- the protective layer has different chemical and / or physical thicknesses Material properties that merge into one another essentially continuously or quasi-continuously.
- the gradient layer has the great advantage that the protective layer properties can largely be adjusted so that they have optimal properties for a selected application.
- the component can be a housing, in particular for electronic components, or an electronic component or circuit element or another body with a protective layer.
- the invention for components of microelectronics is described below. However, the invention is not only limited to this area of application, but can also be used for other purposes where similar requirements are imposed, in particular with regard to liability and / or hermeticity.
- the component according to the invention is preferably covered at least in those areas with a protective layer at which there are butt joints, in particular joints between individual component parts, leadthroughs of electrical contacts through housings, electrical contacting of wires on microelectronic chips or other areas of the component where with increased risk of diffusion or contact through moisture, gases and or other harmful substances into the interior of the component and / or areas of the component, which can be particularly damaged by the action of these substances.
- the protective layer can also completely cover or envelop the component.
- a particular advantage of the component according to the invention is that the protective layer is easy to manufacture. It is advantageous for components of microelectronics if the protective layer has a polymer at least in some areas. Since it is a gradient layer, inorganic and organic properties in particular can be represented within a single layer. It is favorable that, in contrast to conventional multilayer systems in which different, separate layers are deposited on one another, there are no interfaces within the protective layer. The properties of the protective layer change virtually continuously over its thickness. Accordingly, no contamination occurs at inner interfaces within the protective layer.
- the protective layer is produced in particular in a single, essentially continuous deposition process.
- the protective layer can adapt particularly well to its base, in particular if the layer first has organic properties, in particular a low hardness and / or great elasticity when it grows, and then quasi-continuously increasing inorganic properties, in particular great hardness and / or high density, over its thickness, assumes.
- such gradient layers can be deposited in a simple and advantageous manner.
- the particular advantage is that no separate crosslinking step of the organic polymer component is necessary when the organic layer side is deposited.
- the CVD process (chemical vapor deposition) according to the invention makes it easy to control the deposition conditions.
- the thickness control during the protective layer separation is very simple. As a result, the thickness of the protective layer can be precisely determined and in particular kept low. While a conventional polymer protective layer, in particular when housing semiconductor components, has a thickness of approximately 10 ⁇ m, components according to the invention have a typical protective layer thickness of only a total of approximately 0.1 ⁇ m to approximately 1 ⁇ m.
- a microelectronic circuit element 1 is arranged in a conventional manner with an adhesive on 2 a bottom part 3 of a lead frame 9.
- the microelectronic circuit element 1 is fixedly connected at the contact points 6 with bonding wires 4 to the electrical connections of the lead frame 9.
- the circuit element 1 is expediently provided with a customary passivation layer 5, which covers the outer surface of the circuit element 1.
- the exact arrangement z. B. of circuit element 1, lead frame 9, any heat sink and / or the bonding wires 4 is not essential, just as the presence of the passivation layer 5 is useful, but not necessary for the component according to the invention.
- the protective layer 7 covers the most sensitive part of the circuit element 1 on the surface, in particular the contact points 6.
- no further sheathing, in particular no housing, is shown separately, which can protect the microelectronic circuit element 1 against environmental influences. Since the protective layer 7 covers the contact point 6 of the circuit element 1 on the surface, a particularly sensitive area of the component is thus advantageously protected in particular against moisture.
- An electrochemical element can form at the contact point 6, for example in the presence of moisture, one electrode of which is formed by the electrical contact connection of the microelectronic circuit element and the other electrode is formed by the connecting wire and the electrolyte is formed by any water present. The life of a component is considerably limited by such an electrochemical element. The contact point 6 can corrode over time and is thereby destroyed with high resistance or even.
- FIG. 2 A similar arrangement, in particular with a circuit element 1, a base part 3 and a lead frame 9, is shown schematically in FIG. 2; a housing 8 is only hinted at. Only the connections of the lead frame 9 protrude through the housing 8 to the outside.
- the arrangement is similar to the arrangement shown in FIG. 1.
- the protective layer 7.1 in FIG. 2 advantageously surrounds the arrangement of the microelectronic circuit element 1, any heat sink 2, holder 3 almost completely.
- the connecting wires 4 and the contact points 6 between the connecting wires 4 and the microelectronic circuit element 1 are covered with the protective layer 7.1. This has the advantage that the microelectronic circuit element 1 is even better protected against harmful moisture and / or corrosion influences.
- the protective layer 7, 7.1 can also only partially cover the arrangement, as shown in FIG. 1, the microelectronic circuit element 1 in particular being at least partially covered. The penetration of moisture into the area of the contact points 6 or into the areas of corresponding integrated conductor tracks and / or contact points 6 of the circuit element 1 is thus avoided.
- a particularly serious problem with regard to moisture tightness is the passage of the electrical connections of the lead frame 9 through the housing 8.
- the penetration points are particularly permeable to moisture and / or gases, especially if the housing wall is thin, in particular thinner than 1 mm and / or Number of connections of the lead frame is large and / or the component has large dimensions, is in particular larger than 1x2 cm 2 .
- This can be improved by providing the connections of the lead frame 9 in the area of the puncture points 9.1 through the housing 8 with a protective layer 7.1.
- the protective layer 7.1 is designed such that it enables the protective layer 7.1 to make particularly intimate contact with the housing material. This is preferably achieved in that the contact side of the protective layer 7.1 has organic properties that are similar to those of the housing material. This both reduces the influence of thermal stresses between the protective layer 7.1 and the housing 8 and improves the adhesion between the two components and thus makes it more difficult to diffuse moisture into the interior of the housing 8.
- FIG. 3 shows the advantageous embodiment in which an arrangement as in FIG. 1 or 2 is placed in a housing 8, preferably a plastic housing, which is intended to encapsulate an electronic circuit element 1 and to protect it against environmental influences.
- the housing 8 completely encloses the assembled electrical circuit element 1, which is assembled similarly to FIGS. 1 and 2.
- the protective layer 7.1 completely surrounds the arrangement of the circuit element 1, bonding wires 4, bottom part of the lead frame 9 in this example.
- an arrangement is also possible in which, as in FIG. 1, only individual areas of the circuit element 1 are covered.
- the outlets of the leads of the lead frame 9 to the outside are only shown schematically.
- Other configurations of the housing 8 are also possible, in particular arrangements with integrated heat sinks, which e.g. constitute part of the housing base.
- the housing 8 is only shown as a thin-walled casing. However, it is also expedient to fill the cavity 10 within the housing 8, preferably with the same plastic compound that forms the housing 8.
- Another inexpensive filler is, for example, a protective gas such as argon or nitrogen and / or a moisture-absorbing agent and / or silicone potting compound.
- the filling of the cavity 10 reduces the undesirable moisture diffusion and / or condensation within the housing 8. In any case, moisture that has remained inside the housing 8 during the manufacturing process of the component becomes when the housing 8 is closed by filling the cavity 10 ousted from within.
- the housing 8 can expediently be produced in a single molding step, but it is also possible to assemble the housing 8 in several individual steps, in particular to place a cover as part of the housing 8 on a lower partial housing of the housing 8 only after the assembly of the microelectronic circuit element 1 and to connect to the lower housing part.
- the solution according to the invention can also be used for other types of housings, in particular injection-molded housings, metal housings and or ceramic housings, since the protective layer 7, in particular when it is arranged directly on a microelectronic circuit element 1 which is encased by one of these types of housings, does this particularly well against moisture diffusion and protects pollutants.
- the protective layer 7 is particularly advantageous if at least any, in particular gas and / or moisture-permeable, joints of the component are covered by it.
- FIG. 4 shows an embodiment of the component according to the invention similar to the embodiment in FIGS. 2 and 3, in which the housing 8 is substantially completely lined on the inside with a protective layer 7.2 both in the cover and in the base part. Any filling of the cavity 10 of the housing 8 is not shown further, but is possible with the advantages described in FIG. 3.
- Such a housing 8 is preferably manufactured in such a way that a cover part and a lower housing with an already molded-in lead frame 9 and the corresponding electrical feedthroughs at piercing points 9.1 in the housing frame on the side that forms the inside after the housing closure, using the method according to the invention with a Protective layer 7.2 is coated.
- the lead frame 9 can expediently be covered at the receiving points for the circuit element 1.
- the circuit element 1 which can already be covered with its own protective layer 7.1 at least partially or completely as shown in the figure, is mounted and electrically connected to the electrical connections of the lead frame 9.
- a protective layer on the circuit element 1 can even be dispensed with in less critical cases.
- the cavity 10 inside the housing 8 can also remain unfilled, which the manufacturer running wall is reduced, in particular if the microelectronic circuit element 1 is completely covered by a protective layer 7.1.
- the housing can, as shown in the figure, be connected to the protective layer 7.1, but it can also be connected directly to the connections of the lead frame 9.
- FIG. 5 shows a comparable embodiment of the component according to the invention with a housing 8, a microelectronic circuit element 1, a base part 3 and a lead frame 9 with connections and connecting wires 4 between the circuit element 1 and lead frame 9, in which the housing 8 with a protective layer 7.3 is covered on the outside.
- This embodiment seals the problematic electrical feedthroughs of the lead frame 9 particularly advantageously.
- the circuit element 1 inside the housing itself can be provided with a protective layer 7.1, which completely covers the circuit element 1, the bottom part 3, the connecting wires 4.
- the vulnerable puncture points 9.1 of the housing 8 are protected with the protective layer 7.3.
- the protective layer 7.3 is preferably formed here in such a way that it is as moisture-resistant and hard as possible to the outside, while it is soft and elastic on the contact side to the lead frame 9 and housing 8 and / or the protective layer 7.1 in order to protect the uneven surface which is formed from different materials to adapt.
- the cavity 10 between the housing boundary and the arrangement with the circuit element 1 can additionally be filled with a suitable filling material 11, in particular a drying agent and / or protective gas.
- a suitable filling material 11 filling the cavity is indicated.
- the arrangement of the individual elements within the housing 8 essentially corresponds to the previous examples.
- An additional protective layer 7 on the housing 8 inside or outside is not shown separately, but can advantageously be present. Harmful effects such as electrochemical reactions between different materials due to the formation of electrochemical cells or the bursting of water vapor-filled cavities, for example in the filler material when heated, in particular because of a loss of heat generated during soldering and / or during operation of the circuit element 1, the component easily having a temperature of more than 100 ° C can be reliably avoided.
- a preferred embodiment of the protective layer 7.1 on the circuit element 1 and / or the protective layer 7.2 on the inside housing wall is that the surface of the protective layer 7.1 and or 7.2 facing the filling material 11 is soft and elastic in order to be as good as possible with the filling material 11 connect. In particular, this additionally supports the diffusion-inhibiting effect of the filling material 11. The formation of cavities when filling the cavity 10 is thus advantageously avoided.
- the use of the invention is particularly advantageous for the quasi-hermetic encapsulation of microelectronic components, in particular when using thin-walled plastic housings with a high number of connections.
- Such housings are, for example, TQFP housings with areas of typically 28 ⁇ 28 mm 2 and more than 100 connections.
- These types of housings are very susceptible to moisture diffusion along the connections of the lead frame and corrosion at the contact points 6 between the connection wires 4 and microelectronic circuit elements 1.
- the tightness of the connection leadthroughs through the housing wall represents a particularly large problem, which is considerably increased by the solution according to the invention is improved.
- components which are intended to be immersed in corrosive environments such as sensors, in particular encapsulated sensors, which e.g. are immersed in oil, to be completely provided on the outside with a protective layer according to the invention.
- the component, in particular a sensor, is thus considerably better protected against corrosive environmental conditions.
- the protective layer 7.1, 7.2, 7.3 contains silicon.
- a protective layer 7. Runs the component, in particular a microelectronic circuit element 1 to be bonded or bonded into a housing 8.
- a particularly favorable embodiment is to deposit a protective layer 7.3 on the outside of the fully assembled and closed housing 8. According to the examples in the figures, the interior of the housing 8 can be covered with a further protective layer 7.2.
- a liquid precursor preferably hexamethyldisiloxane (HMDSO)
- HMDSO hexamethyldisiloxane
- CVD Chemical Vapor Deposition
- a reaction gas pressure between preferably 0.1 mbar and 1.5 mbar, preferably 0.2 mbar, is set there.
- the component to be coated is installed in the reaction zone.
- the component can be subjected to thermal energy and / or electromagnetic energy in the process in order to heat the component expediently in order to improve the layer formation and / or to improve the layer adhesion. It is also favorable to apply an electrical voltage to the component during the coating process.
- a substrate bias voltage of 0 and -500 volts is advantageous.
- a favorable process temperature for the component is between 20 ° C and approx. 200 ° C.
- the upper temperature limit expediently depends on the type of plastic which forms the housing 8 and / or on the circuit element 1 which is to be coated.
- the reaction gas is caused to undergo a chemical reaction, preferably with the action of electromagnetic energy.
- a chemical reaction preferably with the action of electromagnetic energy.
- Favorable plasma excitation frequencies are between 10 kHz and 10 GHz, preferably one frequency of 13.56 MHz.
- at least one further reaction component can also be added to the reaction gas, preferably via a separate control system.
- An advantageous gas flow of the reaction component is between 0 and 1000 sccm / min, preferably 0-200 sccm min, the gas flow preferably increasing over significant periods of the entire process duration.
- further reaction components are added with concentrations of the reaction components that change at least temporarily over the course of the process.
- the additional reaction components are preferably argon and / or nitrogen and / or oxygen and / or HMDSN. With usual process times between 60-3600 s, preferably 1000-1500 s, a protective layer 7 is deposited as a gradient layer.
- a silicon-containing polymer is first deposited using the plasma-assisted CVD process.
- a soft polymer layer is therefore formed on the component. This layer advantageously crosslinks during growth, so that no additional crosslinking step is necessary.
- an ever increasing amount of oxygen is slowly added to the reaction chamber, preferably between 0-1000 sccm / min, particularly preferably 0-200 sccm / min.
- the layer that forms slowly changes its properties from a silicon-containing polymer to a dense and resistant silicon oxide layer.
- the polymer layer While the polymer layer cannot seal the component surface completely hermetically against the environment due to the relatively low density, the polymer layer adapts elastically to the surface of the component and also enables protective layer 7 and component to have different elastic properties, in particular dere circuit element 1, good adhesion of the protective layer 7.
- the outwardly facing region of the protective layer 7, on the other hand, is a dense silicon oxide which has a very high resistance to gas diffusion, in particular moisture diffusion.
- the adhesion of the silicon oxide to the component surface is very good, since the polymer region of the protective layer 7 close to the component can compensate for any differences in the elasticity and / or in the thermal expansion.
- the polymer layer is a good primer for the growing silicon oxide.
- a further advantageous embodiment of the gradient protective layer 7 is a sequence of silicon oxide deposited with CVD and / or plasma-assisted CVD, preferably with a thickness between 0.1 ⁇ m and 1 ⁇ m, the layer becoming quasi-continuous from the oxide with a targeted reduction in the oxygen content in the reaction area converts to amorphous silicon, preferably with a thickness of 0.1 ⁇ m, whereupon a further quasi-continuous change in the layer is achieved with the targeted addition of a carbon-containing gas to silicon carbide while the layer continues to grow, preferably with a thickness of 0.1 ⁇ m up to about 1 ⁇ m.
- this gradient protective layer is the combination of the hermetically sealed silicon carbide layer area with the very good electrical insulation ability of the silicon oxide layer area of the gradient layer.
- The, preferably thinner, amorphous silicon layer region between the two layer regions ensures that the oxide layer region formed first cannot react chemically with the carbide layer region in the deposition process and vice versa.
- the reverse sequence is also advantageous.
- Favorable gradient sequences are also silicon oxide-thin amorphous silicon-amorphous carbon, silicon oxide-thin amorphous silicon-thin amorphous carbon-silicon carbide, silicon oxide-thin amorphous silicon-diamond-like carbon.
- thin means that the layer region is essentially only arranged as a buffer region between two other layer regions of the gradient layer, preferably the thickness of such a buffer region is only a fraction, preferably 10% or 20%, of the thickness of the other layer regions.
- suitable, for example carbon-containing, gases are preferably added as reaction components instead of or in addition to oxygen.
- the mentioned sequences of the layer areas of the gradient protective layer have purely inorganic material properties.
- a gradient protective layer with purely organic material properties.
- a polymer layer can first be deposited, preferably with HMDSO as the liquid precursor, preferably without the addition of oxygen.
- the layer that is formed has polymer chains of a certain length. Then the oxygen content is only increased to such an extent that the polymer chains become shorter. A strongly cross-linked polymer layer area with short polymer chains is formed. However, the oxygen content is not increased to such an extent that a silicon oxide layer area can form.
- the great advantage is that the polymer layer area with short chains has a particularly high hardness in comparison to conventional long-chain polymer layers.
- the gradient layer 7 has an arrangement such that an inorganic layer region, in particular silicon oxide, is arranged between two polymer layer regions.
- the inorganic layer region preferably serves for electrical insulation and / or as a moisture diffusion barrier, preferably with a thickness of around 1 ⁇ m, the lower polymer layer region near the component improves the adaptation of the protective layer to the component surface, and the polymer layer region remote from the component improves the adaptation of the protective layer to any molding compound of the housing .
- the thickness of the polymer layer regions is preferably greater than that of the inorganic layer region, particularly preferably approximately 5 ⁇ m. This advantageously prevents both possible delamination of the housing and the formation of cavities within the housing, which can lead to the dreaded popcorn effect.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000510164A JP2002515640A (en) | 1997-08-20 | 1998-08-07 | Structural element with protective layer and method for producing protective layer for structural element |
EP98945175A EP1010201A1 (en) | 1997-08-20 | 1998-08-07 | Component with protective layer and method for producing a protective layer for a component |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19736090.4 | 1997-08-20 | ||
DE19736090A DE19736090B4 (en) | 1997-08-20 | 1997-08-20 | Protective layer device and method for producing a protective layer for a device |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1999009591A1 true WO1999009591A1 (en) | 1999-02-25 |
Family
ID=7839538
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/EP1998/005018 WO1999009591A1 (en) | 1997-08-20 | 1998-08-07 | Component with protective layer and method for producing a protective layer for a component |
Country Status (5)
Country | Link |
---|---|
EP (1) | EP1010201A1 (en) |
JP (1) | JP2002515640A (en) |
CN (1) | CN1267394A (en) |
DE (1) | DE19736090B4 (en) |
WO (1) | WO1999009591A1 (en) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102005025465B4 (en) * | 2005-05-31 | 2008-02-21 | Infineon Technologies Ag | Semiconductor component with corrosion protection layer and method for producing the same |
DE102009027343A1 (en) * | 2009-06-30 | 2011-01-05 | Robert Bosch Gmbh | Method for producing an electronic component |
CN102237319A (en) * | 2010-04-23 | 2011-11-09 | 三星半导体(中国)研究开发有限公司 | Package |
CN103809103B (en) * | 2012-11-08 | 2017-02-08 | 中芯国际集成电路制造(上海)有限公司 | Chip failpoint positioning method |
DE102015223415A1 (en) * | 2015-11-26 | 2017-06-01 | Robert Bosch Gmbh | Method for producing an electrical device with an encapsulation compound |
WO2017102792A1 (en) | 2015-12-18 | 2017-06-22 | Dsm Ip Assets B.V. | Biaromatic vitamin d analogs |
DE102016216974A1 (en) * | 2016-08-11 | 2018-02-15 | Robert Bosch Gmbh | Pressure measuring cell and method for coating and contacting a carrier of a pressure measuring cell |
EP3857172B1 (en) * | 2018-09-25 | 2023-07-05 | Fraba B.V. | Sensor device |
CN110335811B (en) * | 2019-07-09 | 2021-08-10 | 山东宝乘电子有限公司 | Deposition method of oxygen-containing polycrystalline silicon passivation film and chip with passivation film |
EP4177940A1 (en) * | 2021-11-03 | 2023-05-10 | Nexperia B.V. | A semiconductor package assembly as well as a method for manufacturing such semiconductor package assembly |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4620986A (en) * | 1984-11-09 | 1986-11-04 | Intel Corporation | MOS rear end processing |
US4901133A (en) * | 1986-04-02 | 1990-02-13 | Texas Instruments Incorporated | Multilayer semi-insulating film for hermetic wafer passivation and method for making same |
US5211995A (en) * | 1991-09-30 | 1993-05-18 | Manfred R. Kuehnle | Method of protecting an organic surface by deposition of an inorganic refractory coating thereon |
DE4435120A1 (en) * | 1994-09-30 | 1996-04-04 | Siemens Ag | Protective coating for wafers used in prodn. of chips etc |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2510307A1 (en) * | 1981-07-24 | 1983-01-28 | Hitachi Ltd | SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SUCH A DEVICE |
DE3442131A1 (en) * | 1984-11-17 | 1986-05-22 | Messerschmitt-Bölkow-Blohm GmbH, 8012 Ottobrunn | METHOD FOR ENCODING MICROELECTRONIC SEMICONDUCTOR AND LAYER CIRCUITS |
US4933042A (en) * | 1986-09-26 | 1990-06-12 | General Electric Company | Method for packaging integrated circuit chips employing a polymer film overlay layer |
JPH0244738A (en) * | 1988-08-05 | 1990-02-14 | Semiconductor Energy Lab Co Ltd | Manufacture of electronic device |
US5073814A (en) * | 1990-07-02 | 1991-12-17 | General Electric Company | Multi-sublayer dielectric layers |
-
1997
- 1997-08-20 DE DE19736090A patent/DE19736090B4/en not_active Expired - Fee Related
-
1998
- 1998-08-07 EP EP98945175A patent/EP1010201A1/en not_active Withdrawn
- 1998-08-07 JP JP2000510164A patent/JP2002515640A/en active Pending
- 1998-08-07 CN CN98808247A patent/CN1267394A/en active Pending
- 1998-08-07 WO PCT/EP1998/005018 patent/WO1999009591A1/en not_active Application Discontinuation
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4620986A (en) * | 1984-11-09 | 1986-11-04 | Intel Corporation | MOS rear end processing |
US4901133A (en) * | 1986-04-02 | 1990-02-13 | Texas Instruments Incorporated | Multilayer semi-insulating film for hermetic wafer passivation and method for making same |
US5211995A (en) * | 1991-09-30 | 1993-05-18 | Manfred R. Kuehnle | Method of protecting an organic surface by deposition of an inorganic refractory coating thereon |
DE4435120A1 (en) * | 1994-09-30 | 1996-04-04 | Siemens Ag | Protective coating for wafers used in prodn. of chips etc |
Also Published As
Publication number | Publication date |
---|---|
CN1267394A (en) | 2000-09-20 |
DE19736090B4 (en) | 2005-04-14 |
EP1010201A1 (en) | 2000-06-21 |
DE19736090A1 (en) | 1999-03-04 |
JP2002515640A (en) | 2002-05-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69629305T2 (en) | HERMETICALLY SEALED ELECTRICAL IMPLEMENTATION FOR USE IN IMPLANTABLE ELECTRONIC DEVICES | |
DE102005028704B4 (en) | A method of manufacturing a semiconductor device having semiconductor device components embedded in plastic package | |
WO2005104259A2 (en) | Encapsulation for an organic electronic component, its production process and its use | |
EP1594165B1 (en) | Method of electrically insulating a substrate for a power-device | |
DE3112564A1 (en) | ENCLOSED SEMICONDUCTOR ARRANGEMENT | |
DE19736090B4 (en) | Protective layer device and method for producing a protective layer for a device | |
DE102009051342A1 (en) | Microelectronic package and method for placement in a package | |
DE102005010272A1 (en) | Semiconductor component and method for producing a semiconductor device | |
WO2006034682A1 (en) | Semiconductor component comprising semiconductor component parts that are potted in a plastic housing mass | |
DE102006056361A1 (en) | Module with polymer-containing electrical connection element | |
EP0868777A1 (en) | Electronic component, especially one operating with acoustic surface waves (sw component) | |
WO2017129582A1 (en) | Injection-molded component with insert part, method for producing same, and uses thereof | |
DE10248444B4 (en) | Surface wave device and method for producing the same | |
EP2907145B1 (en) | Ceramic component with a protection layer and its manufacturing process | |
EP1364399A1 (en) | Semiconductor chip and production method for a housing | |
WO2007012627A1 (en) | Insulator exhibiting increase insulating properties | |
DE102006017115B4 (en) | Semiconductor device with a plastic housing and method for its production | |
DE3019868A1 (en) | Semiconductor chip mfr. - applying first resin layer before and second after dividing wafer into chips | |
DE2824426C2 (en) | Housing for encapsulating electrical and / or electronic components | |
DE102007004844B4 (en) | Method for producing a component and component | |
WO2020144280A1 (en) | Optoelectronic component and method for producing an optoelectronic component | |
WO2019219438A1 (en) | Method for producing at least one membrane arrangement, membrane arrangement for a micromechanical sensor, and component | |
DE102007008506B4 (en) | Method for protecting an electronic sensor element and electronic sensor element | |
DE102007046730A1 (en) | Organic electronic component for organic light emitting diodes, polymer elements, organic photovoltaic cell or electrochromic elements, has substrate and is provided on substrate | |
WO2023169904A1 (en) | Micromechanical component and corresponding production method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 98808247.0 Country of ref document: CN |
|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): CN JP US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1998945175 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 09486036 Country of ref document: US |
|
WWP | Wipo information: published in national office |
Ref document number: 1998945175 Country of ref document: EP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1998945175 Country of ref document: EP |