WO1998006139A1 - Non-volatile storage cell - Google Patents
Non-volatile storage cell Download PDFInfo
- Publication number
- WO1998006139A1 WO1998006139A1 PCT/DE1997/001600 DE9701600W WO9806139A1 WO 1998006139 A1 WO1998006139 A1 WO 1998006139A1 DE 9701600 W DE9701600 W DE 9701600W WO 9806139 A1 WO9806139 A1 WO 9806139A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- silicon oxide
- oxide layer
- gate electrode
- thickness
- Prior art date
Links
- 210000000352 storage cell Anatomy 0.000 title abstract 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims abstract description 46
- 229910052814 silicon oxide Inorganic materials 0.000 claims abstract description 46
- 229910052581 Si3N4 Inorganic materials 0.000 claims abstract description 23
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims abstract description 22
- 229910052710 silicon Inorganic materials 0.000 claims description 2
- 239000010703 silicon Substances 0.000 claims description 2
- 229910004298 SiO 2 Inorganic materials 0.000 description 20
- 239000002800 charge carrier Substances 0.000 description 12
- 230000005641 tunneling Effects 0.000 description 10
- 230000014759 maintenance of location Effects 0.000 description 7
- 230000005689 Fowler Nordheim tunneling Effects 0.000 description 6
- 230000005855 radiation Effects 0.000 description 5
- 239000000758 substrate Substances 0.000 description 4
- 239000002019 doping agent Substances 0.000 description 3
- 229910005091 Si3N Inorganic materials 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 2
- 238000012217 deletion Methods 0.000 description 2
- 230000037430 deletion Effects 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 230000005672 electromagnetic field Effects 0.000 description 1
- 210000003608 fece Anatomy 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 239000010871 livestock manure Substances 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000012856 packing Methods 0.000 description 1
- 125000006850 spacer group Chemical class 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
Definitions
- Non-volatile memory cell
- Non-volatile memory cells so-called SONOS or MNOS cells, each comprising a special MOS transistor, have been proposed for the permanent storage of data (see, for example, Lai et al. IEDM Tech. Dig. 1986, pages 580 to 583).
- the MOS transistor comprises a gate dielectric which comprises at least one silicon nitride layer below the gate electrode and a SiO 2 layer between the silicon nitride layer and the channel region. Charge carriers are stored in the silicon nitride layer to store the information.
- the thickness of the SiO 2 layer in these non-volatile memory cells is a maximum of 2.2 nm.
- the thickness of the silicon nitride layer in modern SONOS memory devices is usually about 10 nm.
- a further SiO 2 layer is usually provided between the silicon nitride layer and the gate electrode. which has a thickness of 3 to 4 nm.
- the gate electrode is wired in such a way that the charge carriers stored in the silicon nitride layer tunnel through the 2.2 nm thick SiO 2 layer in the channel region and from the channel region, charge carriers of the opposite conductivity type tunnel through the SiO 2 layer into the silicon nitride layer.
- the memory cells described which are often referred to as SONOS cells, have a data retention time of ⁇ 10 years. This time is too short for many applications, for example for storing data in computers.
- EEPROM cells with a floating gate as the non-volatile memory.
- a floating gate electrode is arranged between a control gate electrode and the channel region of the MOS transistor, which is completely surrounded by dielectric material. The information is stored in the form of charge carriers on the floating gate electrode.
- These memory cells which are also referred to as FLOTOX cells, can be electrically written and erased.
- the control gate electrode is connected to such a potential that charge carriers flow from the channel area onto the floating gate electrode (writing) or charge carriers flow from the floating gate electrode into the channel area (erase).
- These FLOTOX cells have data retention times greater than 150 years.
- Radiation hardness refers to the insensitivity of the stored charge to external radiation sources and / or electromagnetic fields.
- the invention is based on the problem of specifying a non-curse memory cell which has a data retention time of at least 150 years, which is simple in structure and can be integrated in a high packing density and which has improved radiation hardness in comparison with the FLOTOX cells having.
- This problem is solved according to the invention by a memory cell according to claim 1. Further configurations emerge from the subclaims.
- the non-volatile memory cell comprises a MOS transistor with source region, channel region, drain region, gate dielectric and gate electrode, which has a dielectric triple layer as the gate dielectric.
- the dielectric triple layer comprises a first silicon oxide layer, a silicon nitride layer and a second silicon oxide layer.
- the silicon nitride layer is arranged between the two silicon oxide layers.
- the first silicon oxide layer and the second silicon oxide layer each have a thickness of at least 3 nm.
- the thicknesses of the first silicon oxide layer and the second silicon oxide layer in the memory cell according to the invention are chosen so that they differ by an amount in the range between 0.5 and 1 nm.
- the smaller of the two thicknesses of the first silicon oxide layer and the second silicon oxide layer is in the range between 3 and 5 nm.
- the thickness of the silicon nitride layer is at least 5 nm.
- the MOS transistor has a gate electrode made of n + -doped silicon. In this memory cell, the dielectric triple layer is electrically symmetrical. Due to the different thicknesses of the first silicon oxide layer and the second silicon oxide layer, the work function differences between the channel region and the gate electrode and mainly the generally positive gate voltage applied during reading operation are taken into account.
- the memory cell according to the invention differs from conventional SONOS cells in that the first silicon oxide layer, which is arranged between the channel region of the MOS transistor and the silicon nitride layer, has a thickness of at least 3 nm. In conventional SONOS cells, this thickness is a maximum of 2.2 nm.
- the invention makes use of the knowledge that in conventional SONOS cells the charge is transported through the first silicon oxide layer mainly via direct tunneling and modified Fowler-Nordheim tunneling.
- the tunnel probability for direct tunneling and modified Fowler-Nordheim tunneling and thus the current intensity for the transport of charge carriers through direct tunneling and modified Fowler-Nordheim tunneling depends mainly on the thickness of the tunnel barrier, that is, the thickness of the first silicon oxide layer, and on the electrical one Field. Since in conventional SONOS cells the first silicon oxide layer has a maximum thickness of 2.2 nm and the second silicon oxide layer is 3 to 4 nm thick, the current by direct tunneling through the first silicon oxide layer always prevails in electrical fields below 10 MV / cm. Via this direct tunnel current and modified Fowler-Nordheim tunneling, the writing as well as the deletion of the information takes place by appropriate wiring of the gate electrode.
- the invention also makes use of the knowledge that even without connecting the gate electrode in conventional SONOS cells, a tunnel current, which is due to direct tunneling, flows through the first silicon oxide layer from the silicon nitride layer to the channel region. It was found that this direct tunnel current is decisive for the time for the data retention.
- the invention makes use of the knowledge that the tunneling probability for direct tunneling decreases sharply with increasing thickness of the first silicon oxide layer and becomes very small with a thickness of at least 3 nm, by several (approximately 3) orders of magnitude smaller than at 2 nm.
- first silicon oxide layer and the second silicon oxide layer are each at least 3 nm thick in the memory cell according to the invention, a layer is stored in this memory cell.
- Manure carrier transport from the silicon nitride layer to the gate electrode or to the channel area largely avoided by direct tunneling. This means that the charge stored in the silicon nitride layer remains practically indefinitely.
- the time for data retention in the memory cell according to the invention is therefore significantly longer than in conventional SONOS cells, more than 1000 years instead of 10 years.
- the tunnel probability for direct tunneling of charge carriers through the two silicon oxide layers is very small.
- a charge carrier transport through the first silicon oxide layer or second silicon oxide layer takes place during writing and reading only through Fowler-Nordheim tunnels.
- the current intensity of the charge carrier transport through Fowler-Nordheim tunnels only depends on the strength of the applied electric field. It is not explicitly dependent on the thickness of the tunnel barrier, that is to say the thickness of the first silicon oxide layer or second silicon oxide layer.
- the Fowler-Nordheim tunneling of electrons dominates charge carrier transport regardless of the polarity of the applied field. This means that both when a positive voltage is applied and when a negative voltage is applied to the gate electrode, Fowler-Nordheim tunneling of electrons into the silicon nitride layer. If a positive voltage is present at the gate electrode, electrons tunnel from the channel region through the first silicon oxide layer into the silicon nitride layer. If, however, there is a negative voltage at the gate electrode, electrons tunnel through the second silicon oxide layer into the silicon nitride layer through Fowler-Nordheim tunnels from the gate electrode.
- a gate voltage of typically + 12 V is applied to write information into this memory cell.
- a gate voltage of typically + 3 V is applied to read the information.
- the first silicon oxide layer has a smaller thickness than the second silicon oxide layer. If the memory cell is to be operated with a negative read voltage, the second silicon oxide layer has a smaller thickness than the first silicon oxide layer.
- the memory cell is integrated in memory cell arrangements which have a plurality of identical memory cells in the form of a matrix.
- the MOS transistor in the memory cell can be designed both as a planar and as a vertical MOS transistor.
- Figure 1 shows a memory cell with a planar MOS transistor.
- Figure 2 shows a memory cell with a vertical MOS transistor.
- a source region 2 and a drain region 3, which are n-doped, for example, are provided in a substrate 1, which comprises monocrystalline silicon at least in the region of a memory cell.
- a channel region 4 is arranged between the source region 2 and the drain region 3.
- Source region 2, channel region 4 and drain region 3 are arranged next to one another on the surface of the substrate 1.
- a dielectric triple layer 5 is arranged above the channel region 4 and comprises a first SiO 2 layer 51, an Si3N 4 layer 52 and a second SiO 2 layer 53.
- the first SiO 2 layer 51 is arranged on the surface of the channel region 4 and has a thickness of 3 to 6 nm, preferably 4 nm.
- the Si3N4 layer 52 is arranged on the surface of the first SiO 2 layer 51.
- the second SiO 2 layer 53 is arranged on the surface of the Si 3 4 layer 52, whose thickness is 0.5 to 1 nm greater than the thickness of the first SiO 2 layer 51, that is to say in the range between 3.5 and 6 nm, preferably 4.5 to 5 nm.
- a gate electrode 6 made of, for example, n-doped polysilicon is arranged on the surface of the dielectric triple layer 5.
- the gate electrode 6 has a thickness of, for example, 200 nm and a dopant concentration of, for example, 10 21 cm "3 .
- a semiconductor layer structure 11 made of, for example, monocrystalline silicon comprises a source region 12, a channel region 14 and a drain region 13 in vertical succession (see FIG. 2).
- the source region 12 and the drain region 13 are, for example, n-doped with a dopant concentration of 10 20 cm "3.
- the channel region 14 is, for example, p-doped with a dopant concentration of 10 17 cm -3
- Source region 12, drain region 13 and channel region 14 have a common flank 110, which preferably extends perpendicularly or slightly inclined to the surface of the semiconductor layer structure 1.
- the flank 110 can be both the flank of a trench or a step in a substrate and the flank of a raised structure, for example a mesa structure.
- a dielectric triple structure 15 is arranged on the flank 110 and comprises a first SiO 2 layer 151, an Si3N 4 layer 152 and a second SiO 2 layer 153.
- the surface of the second SiO 2 layer 153 is covered with a gate electrode 16.
- the gate electrode 16 is formed, for example, in the form of a spacer made of n-doped polysilicon or metal, for example aluminum.
- Layer 153 has a thickness of, for example, 3 to 5 nm, preferably 4 nm.
- the Si 3 N 4 layer 152 has a thickness of at least 5 nm, preferably 8 nm.
- the first SiO 2 layer 151 is 0.5 to 1 nm thicker than the second SiO 2 layer 153, that is to say it has a thickness between 3.5 and 6 nm. It preferably has a thickness of 4.5 nm.
- the thicknesses of the first SiO 2 layer 151, the Si 3 N 4 layer 152 and the second SiO 2 layer 153 are each measured perpendicular to the flank 110.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10507343A JP2000515325A (en) | 1996-08-01 | 1997-07-29 | Nonvolatile memory cell device |
EP97937411A EP0916161A1 (en) | 1996-08-01 | 1997-07-29 | Non-volatile storage cell |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19631147A DE19631147C2 (en) | 1996-08-01 | 1996-08-01 | Non-volatile memory cell |
DE19631147.0 | 1996-08-01 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1998006139A1 true WO1998006139A1 (en) | 1998-02-12 |
Family
ID=7801536
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/DE1997/001600 WO1998006139A1 (en) | 1996-08-01 | 1997-07-29 | Non-volatile storage cell |
Country Status (6)
Country | Link |
---|---|
EP (1) | EP0916161A1 (en) |
JP (1) | JP2000515325A (en) |
KR (1) | KR20000035785A (en) |
DE (1) | DE19631147C2 (en) |
TW (1) | TW335555B (en) |
WO (1) | WO1998006139A1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2003003472A2 (en) * | 2001-06-26 | 2003-01-09 | Infineon Technologies Ag | Transistor-arrangement, method for operating a transistor-arrangement as a data storage element and method for producing a transistor-arrangement |
WO2004001856A1 (en) * | 2002-06-21 | 2003-12-31 | Micron Technology, Inc. | Vertical nrom |
DE10352641A1 (en) * | 2003-11-11 | 2005-02-17 | Infineon Technologies Ag | Charge-trapping memory cell especially SONOS- and NROM- storage cells, has memory layer sequence for charge-trapping with memory zone between confinement layers |
US7265413B2 (en) | 2002-09-05 | 2007-09-04 | Infineon Technologies Ag | Semiconductor memory with vertical memory transistors and method for fabricating it |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10110150A1 (en) * | 2001-03-02 | 2002-09-19 | Infineon Technologies Ag | Method for producing metallic bit lines for memory cell arrays, method for producing memory cell arrays and memory cell array |
KR100426481B1 (en) * | 2001-06-26 | 2004-04-13 | 주식회사 하이닉스반도체 | Method of manufacturing a code address memory cell |
FR2861123B1 (en) * | 2003-10-15 | 2006-03-03 | Somfy | METHOD FOR INITIALIZING AND CONTROLLING AN INSTALLATION COMPRISING WIND SENSITIVE SCREENS |
US7790516B2 (en) | 2006-07-10 | 2010-09-07 | Qimonda Ag | Method of manufacturing at least one semiconductor component and memory cells |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5311049A (en) * | 1991-10-17 | 1994-05-10 | Rohm Co., Ltd. | Non-volatile semiconductor memory with outer drain diffusion layer |
US5436481A (en) * | 1993-01-21 | 1995-07-25 | Nippon Steel Corporation | MOS-type semiconductor device and method of making the same |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5408115A (en) * | 1994-04-04 | 1995-04-18 | Motorola Inc. | Self-aligned, split-gate EEPROM device |
-
1996
- 1996-08-01 DE DE19631147A patent/DE19631147C2/en not_active Expired - Fee Related
-
1997
- 1997-07-29 KR KR1019997000742A patent/KR20000035785A/en not_active Application Discontinuation
- 1997-07-29 EP EP97937411A patent/EP0916161A1/en not_active Ceased
- 1997-07-29 JP JP10507343A patent/JP2000515325A/en not_active Ceased
- 1997-07-29 WO PCT/DE1997/001600 patent/WO1998006139A1/en not_active Application Discontinuation
- 1997-07-30 TW TW086110856A patent/TW335555B/en active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5311049A (en) * | 1991-10-17 | 1994-05-10 | Rohm Co., Ltd. | Non-volatile semiconductor memory with outer drain diffusion layer |
US5436481A (en) * | 1993-01-21 | 1995-07-25 | Nippon Steel Corporation | MOS-type semiconductor device and method of making the same |
Non-Patent Citations (1)
Title |
---|
T.Y. CHAN ET AL.: "A true single-transistor oxide-nitride-oxide EEPROM device", IEEE ELECTRON DEVICE LETTERS., vol. EDL-8, no. 3, 3 March 1987 (1987-03-03), NEW YORK US, pages 93 - 95, XP002047234 * |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2003003472A2 (en) * | 2001-06-26 | 2003-01-09 | Infineon Technologies Ag | Transistor-arrangement, method for operating a transistor-arrangement as a data storage element and method for producing a transistor-arrangement |
WO2003003472A3 (en) * | 2001-06-26 | 2003-10-30 | Infineon Technologies Ag | Transistor-arrangement, method for operating a transistor-arrangement as a data storage element and method for producing a transistor-arrangement |
US7154138B2 (en) | 2001-06-26 | 2006-12-26 | Infineon Technologies Ag | Transistor-arrangement, method for operating a transistor arrangement as a data storage element and method for producing a transistor-arrangement |
WO2004001856A1 (en) * | 2002-06-21 | 2003-12-31 | Micron Technology, Inc. | Vertical nrom |
US7265413B2 (en) | 2002-09-05 | 2007-09-04 | Infineon Technologies Ag | Semiconductor memory with vertical memory transistors and method for fabricating it |
DE10241172B4 (en) * | 2002-09-05 | 2008-01-10 | Qimonda Ag | Semiconductor memory with vertical memory transistors and method for its production |
DE10352641A1 (en) * | 2003-11-11 | 2005-02-17 | Infineon Technologies Ag | Charge-trapping memory cell especially SONOS- and NROM- storage cells, has memory layer sequence for charge-trapping with memory zone between confinement layers |
Also Published As
Publication number | Publication date |
---|---|
DE19631147A1 (en) | 1998-02-05 |
TW335555B (en) | 1998-07-01 |
JP2000515325A (en) | 2000-11-14 |
KR20000035785A (en) | 2000-06-26 |
EP0916161A1 (en) | 1999-05-19 |
DE19631147C2 (en) | 2001-08-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0916138B1 (en) | Method of operating a storage cell arrangement | |
DE3103160C2 (en) | Reprogrammable, non-volatile EPROM memory cells and memories constructed with such memory cells | |
DE69333359T2 (en) | Manufacturing process of an EEPROM cell matrix | |
DE3117719C2 (en) | ||
DE3203516C2 (en) | ||
DE69633958T2 (en) | Method and device for injection of hot charge carriers | |
DE3942171C2 (en) | Non-volatile semiconductor memory device | |
EP0783180A1 (en) | Electrically programmable memory cell arrangement and process for making the same | |
DE3033333A1 (en) | ELECTRICALLY PROGRAMMABLE SEMICONDUCTOR STORAGE DEVICE | |
DE10245769A1 (en) | Non-volatile memory cell with charge trapping structure, memory device and manufacturing method | |
EP0916162A1 (en) | Method of operating a storage cell arrangement | |
DE2810597A1 (en) | ELECTRICAL COMPONENT STRUCTURE WITH A MULTI-LAYER INSULATING LAYER | |
DE4442067A1 (en) | Programmable permanent memory cell | |
DE2356275A1 (en) | INDEPENDENT SEMI-CONDUCTOR STORAGE WITH DOUBLE GATE INSULATION FIELD EFFECT TRANSISTORS | |
DE2624157A1 (en) | SEMICONDUCTOR STORAGE | |
WO2001024272A1 (en) | Ferroelectric transistor | |
DE3236469A1 (en) | NON-VOLATILE STORAGE | |
DE4407248B4 (en) | EEPROM flash memory cell and method of forming an EEPROM flash memory cell | |
EP2012359B1 (en) | Non-volatile two-transistor semiconductor memory cell and method for producing the same | |
DE10158019C2 (en) | Floating gate field effect transistor | |
EP0946991B1 (en) | Non-volatile storage cell | |
DE3007892A1 (en) | SEMICONDUCTOR STORAGE CELL | |
DE19748495C2 (en) | EEPROM cell structure and method for programming or deleting selected EEPROM cell structures and EEPROM cell field | |
DE19631147C2 (en) | Non-volatile memory cell | |
DE19807009A1 (en) | Non volatile memory e.g. EEPROM production |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): JP KR US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1997937411 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1019997000742 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 09230758 Country of ref document: US |
|
WWP | Wipo information: published in national office |
Ref document number: 1997937411 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1019997000742 Country of ref document: KR |
|
WWR | Wipo information: refused in national office |
Ref document number: 1997937411 Country of ref document: EP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1997937411 Country of ref document: EP |
|
WWR | Wipo information: refused in national office |
Ref document number: 1019997000742 Country of ref document: KR |