WO1998000796A3 - Advanced modular cell placement system - Google Patents

Advanced modular cell placement system Download PDF

Info

Publication number
WO1998000796A3
WO1998000796A3 PCT/US1997/011096 US9711096W WO9800796A3 WO 1998000796 A3 WO1998000796 A3 WO 1998000796A3 US 9711096 W US9711096 W US 9711096W WO 9800796 A3 WO9800796 A3 WO 9800796A3
Authority
WO
WIPO (PCT)
Prior art keywords
elements
iteratively
preplacement
optimization
hierarchy
Prior art date
Application number
PCT/US1997/011096
Other languages
French (fr)
Other versions
WO1998000796A2 (en
Inventor
Ranko Scepanovic
James S Koford
Alexander E Andreev
Original Assignee
Lsi Logic Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US08/672,535 external-priority patent/US5872718A/en
Priority claimed from US08/672,423 external-priority patent/US5971588A/en
Priority claimed from US08/672,335 external-priority patent/US5892688A/en
Application filed by Lsi Logic Corp filed Critical Lsi Logic Corp
Publication of WO1998000796A2 publication Critical patent/WO1998000796A2/en
Publication of WO1998000796A3 publication Critical patent/WO1998000796A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/392—Floor-planning or layout, e.g. partitioning or placement

Abstract

A system for optimally locating cells on the surface of an integrated circuit chip is presented herein. The system comprises constructing a plurality of neighborhoods containing elements positionally related to one another; initially evaluating the lowest level of region hierarchy; iteratively developing a logical one-dimensional preplacement of elements on said surface; performing an affinity driven discrete preplacement optimization; evaluating whether a highest level of regional hierarchy has been attained; iteratively performing a dispersion driven spring system to levelize cell density and an unconstrained sinusoidal optimization; executing a density levelizing procedure; iteratively optimizing while controlling element densities; removing element overlap; iteratively optimizing for desired spacing between elements, adjusting element spacing, and permuting elements; locating elements on grid lines; and iteratively performing a functional sieve crystallization.
PCT/US1997/011096 1996-06-28 1997-06-26 Advanced modular cell placement system WO1998000796A2 (en)

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
US08/672,535 US5872718A (en) 1996-06-28 1996-06-28 Advanced modular cell placement system
US08/672,335 1996-06-28
US08/672,423 1996-06-28
US08/672,423 US5971588A (en) 1996-06-28 1996-06-28 Advanced modular cell placement system with optimization of cell neighborhood system
US08/672,335 US5892688A (en) 1996-06-28 1996-06-28 Advanced modular cell placement system with iterative one dimensional preplacement optimization
US08/672,535 1996-06-28

Publications (2)

Publication Number Publication Date
WO1998000796A2 WO1998000796A2 (en) 1998-01-08
WO1998000796A3 true WO1998000796A3 (en) 1998-02-12

Family

ID=27418244

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1997/011096 WO1998000796A2 (en) 1996-06-28 1997-06-26 Advanced modular cell placement system

Country Status (1)

Country Link
WO (1) WO1998000796A2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8955770B2 (en) 1997-01-24 2015-02-17 3M Innovative Properties Company Apparatus for spraying liquids, and adapters and liquid reservoirs suitable for use therewith

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6348805B1 (en) * 1998-03-10 2002-02-19 Mania-Barco Gmbh Method and apparatus for assigning pins for electrical testing of printed circuit boards
PL2450108T3 (en) 2004-12-16 2017-04-28 Saint-Gobain Abrasives, Inc. Liquid supply cup and liner assembly for spray guns
US11040360B2 (en) 2006-06-20 2021-06-22 Saint-Gobain Abrasives, Inc. Liquid supply assembly
DK2564937T3 (en) 2006-06-20 2017-05-22 Saint Gobain Abrasives Inc The liquid supply unit
CA2834982C (en) 2011-05-06 2019-08-06 Saint-Gobain Abrasives, Inc. Paint cup assembly with an outlet valve
MX371278B (en) 2011-06-30 2020-01-24 Saint Gobain Abrasifs Sa Paint cup assembly.
MX2014007887A (en) 2011-12-30 2014-10-06 Saint Gobain Abrasives Inc Convertible paint cup assembly with air inlet valve.

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5495419A (en) * 1994-04-19 1996-02-27 Lsi Logic Corporation Integrated circuit physical design automation system utilizing optimization process decomposition and parallel processing

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5495419A (en) * 1994-04-19 1996-02-27 Lsi Logic Corporation Integrated circuit physical design automation system utilizing optimization process decomposition and parallel processing

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8955770B2 (en) 1997-01-24 2015-02-17 3M Innovative Properties Company Apparatus for spraying liquids, and adapters and liquid reservoirs suitable for use therewith
US9211553B2 (en) 1997-01-24 2015-12-15 3M Innovative Properties Company Apparatus for spraying liquids, and adapters and liquid reservoirs suitable for use therewith

Also Published As

Publication number Publication date
WO1998000796A2 (en) 1998-01-08

Similar Documents

Publication Publication Date Title
WO1998000796A3 (en) Advanced modular cell placement system
US7703065B2 (en) FPGA with hybrid interconnect
CN100368958C (en) Image processing apparatus and control method and program thereof
FR2760872B1 (en) METHOD FOR OPTIMIZING THE COMPRESSION OF IMAGE DATA, WITH AUTOMATIC SELECTION OF COMPRESSION CONDITIONS
ZA953126B (en) Method for implanting encapsulated cells in a host
CN102004543B (en) Method and device for realizing energy saving of CPU
CA2156540A1 (en) Automatic Backup System for Advanced Power Management (APM)
MX9100234A (en) METHOD FOR CONTROLLING A POWER CONVERTER, USING A RESONANT AUXILIARY COMPUTER CIRCUIT
FR2715501B1 (en) Method for depositing semiconductor wafers on a support.
SG99917A1 (en) Cascading failover of a data management application for shared disk file systems in loosely coupled node clusters
DE69634032D1 (en) UNDER A SUFFICIENTLY INCREASED PRESSURE WORKING FIELD EMISSIONS GRID ELECTRONIC MICROSCOPE
GB9709381D0 (en) Method of installing and configuring an application program within a computer system, and application program for facilitating the method
CA2331313A1 (en) Communicator having reconfigurable resources
WO1998034350A3 (en) Automatic generation of reconfiguration scripts for telecommunication devices
DE60333632D1 (en) High-energy top emitter VCSEL
PT95032A (en) METHOD AND SYSTEM FOR CONTROLLING THE REFLUX SEED EFFICIENCY AND THE RECYCLING RATE IN FLUIDED BED REACTORS
WO2003058712A3 (en) Method for assigning power and ground pins in array packages to enhance next level routing
GB2332643B (en) Dustproof fabric for a semiconductor cleanroom and manufacturing method thereof
AU5590398A (en) A control scheme for large circulating fluid bed steam generators (cfb)
DE69517241D1 (en) Multi-level halftone screening using a randomly generated Bayer matrix
FR2758653B1 (en) SEMICONDUCTOR DEAD MEMORY AND MANUFACTURING METHOD
GB9616075D0 (en) A method of controlling the degree of parallelism when performing parallel processing on an inherently serial computer program
FR2681475B1 (en) SEMICONDUCTOR DEVICE HAVING MULTIPLE GRID ELECTRODES AND MANUFACTURING METHOD.
KR19990029306A (en) How to optimize chip geometry layout efficiency
WO1998000799A3 (en) Modular cell placement system with dispersion-driven levelizing system

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): CA CN JP KR SG

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: JP

Ref document number: 98504277

Format of ref document f/p: F

NENP Non-entry into the national phase

Ref country code: CA

122 Ep: pct application non-entry in european phase