WO1996024164A9 - Integrated circuits with borderless vias - Google Patents

Integrated circuits with borderless vias

Info

Publication number
WO1996024164A9
WO1996024164A9 PCT/US1996/001340 US9601340W WO9624164A9 WO 1996024164 A9 WO1996024164 A9 WO 1996024164A9 US 9601340 W US9601340 W US 9601340W WO 9624164 A9 WO9624164 A9 WO 9624164A9
Authority
WO
WIPO (PCT)
Prior art keywords
layer
metal
protection
line
etch stop
Prior art date
Application number
PCT/US1996/001340
Other languages
French (fr)
Other versions
WO1996024164A1 (en
Filing date
Publication date
Application filed filed Critical
Priority to DE69620510T priority Critical patent/DE69620510T2/en
Priority to EP96903761A priority patent/EP0754351B1/en
Publication of WO1996024164A1 publication Critical patent/WO1996024164A1/en
Publication of WO1996024164A9 publication Critical patent/WO1996024164A9/en

Links

Definitions

  • the present invention relates to integrated circuits, and in particular, integrated circuits with borderless vias.
  • Integrated circuit fabrication begins with a thin, polished slice of high-purity, single crystal semiconductor, usually silicon. Junctions (which make up devices) are formed between field oxide portions of the semiconductor slice. Metal lines in conductor layers provide necessary electrical connections between the devices. Dielectric (i.e. insulating) layers are formed between the conductor layers to isolate the metal lines from each other. Vias provide conducting paths through the dielectric layers to connect interconnects of different conductor layers.
  • Fig. 1 is a perspective view of a portion 100 of an integrated circuit having a conventional interconnect architecture
  • Fig. 2 is a cross-sectional view of the integrated circuit portion 100 shown in Fig. 1
  • Fig. 3 is a plane view of the integrated circuit portion 100 shown in Figs. 1 and 2.
  • two "bottom metal” strips 102a, 102b are formed in a bottom layer and two "top metal” strips 104a, 104b are formed perpendicular to the bottom metal strips 102a, 102b. Vias through a dielectric layer 108 connect the "top metal” strips to the "bottom metal” stnps.
  • two "bottom metal” strips 102a, 102b are formed in a bottom layer and two "top metal” strips 104a, 104b are formed perpendicular to the bottom metal strips 102a, 102b.
  • Vias through a dielectric layer 108 connect the "top metal” strips to the "bottom metal” stnps.
  • via 106aa connects bottom metal strip 102a to top metal strip 104a; via 106ab connects bottom metal strip 102a to top metal strip 104b; via 106ba connects bottom metal strip 102b to top metal stnp 104a; and via 106bb connects bottom metal strip 102b to top metal strip 104b.
  • each via is fully covered and is bordered by the top metal strip above it (overlap) and each via is also fully enclosed and bordered by the bottom metal strip below it (enclosure).
  • Via borders provide allowance for interconnect misalignment and other process variations. That is, if a via is not fully bordered by the bottom metal strip to which it is to connect, during formation of the via, the dielectric layer, which is to insulate the bottom metal layer from the top metal layer, is attacked dunng etching of the vias. In extreme cases, even the devices may be attacked. Furthermore, if a via will not be fully bordered by the top metal strip to which it is to connect, the via liners can be attacked dunng etching of the top metal.
  • the via borders required in the conventional interconnect architecture can be eliminated, increased packing density can be achieved.
  • the via size is 0.5 um. borders required to protect against potential via misalignment need to be at least 0.15 um.
  • the metal linewidlh should be 0.8 um. the via size plus twice the via border. If the space between the metal lines at a particular level is 0.5 um, the metal pitch ( newidth + space) is 1.3 um for bottom and top metals running perpendicular to each other.
  • the present invention is a method of forming interconnecting layers in a semiconductor device whereby, even if a via is misaligned with a metal line, a portion of the via not enclosed by the metal is enclosed by an etch stop spacer
  • a foundation layer includes a dielectric layer having a hole formed therein, the hole being Filled with a plug matenal.
  • the foundation layer further includes a barner layer formed atop the dielectric layer
  • a metal layer is formed on the surface of the boundary layer, and a protection layer is formed on the surface of the metal layer The protection layer and the metal layer are patterned to define a line of composite protection/metal on the surface of the boundary layer
  • the protection layer, the metal layer, and the boundary layer are patterned to define a line of composite protection/metal/boundary on the surface of the dielectric layer
  • An etch stop layer is formed which substantially conforms to the shape of the composite protection/metal line Selected portions of the etch stop layer are removed to expose the protection surface of the composite protection/metal line and portions of the boundary layer, while leaving etch stop spacers conforming to the side walls of the metal line. In a second embodiment, portions of the boundary layer between the etch stop spacers are also now removed
  • a layer of via dielectric is formed that covers, and extends above, the line A portion of the via dielectnc layer above the composite protection/metal line is removed, exposing a portion of the protection surface of the composite protection/metal line Finally, a portion of the protection surface from the composite protection/metal line (or, in the alternate embodiment, from the composite protection metal/boundary line) is removed.
  • Fig 1 is a perspective view of a portion of an integrated circuit having a conventional interconnect architecture
  • Fig 2 is a cross-sectional view of the integrated circuit portion shown in Fig 1
  • Fig. 3 is a plan view of the integrated circuit portion shown in Figs. 1 and 2
  • Fig 4 shows, in cross section, an integrated circuit portion which comprises a conventional foundation layer fabncated by a conventional process
  • Fig 5 shows the integrated circuit portion of Fig 4 after it has been conventionally processed up to the point of bottom metal layer formation and after it has been processed in accordance with the present invention to form a protection laver atop a bottom metal layer
  • Figs. 6-12 show the integrated circuit portion after being processed in accordance with a first embodiment of the present invention, in which
  • Fig. 6 shows the integrated circuit portion of Fig. 5 after the protection layer and the bottom metal layer have been patterned to define protection/metal composite lines.
  • Fig. 7 shows the integrated circuit portion of Fig. 6 after an etch stop layer has been formed on the surface of the barrier layer and substantially conforming to the shape of the at least one line.
  • the etch stop layer includes etch stop spacers on the sidewall portions of the line.
  • Fig. 8 shows the integrated circuit portion of Fig. 7 after selected portions of the etch stop layer have been removed, leaving the etch stop spacers.
  • Fig. 9 shows the integrated circuit portion of Fig. 8 after portions of the boundary layer between the etch stop spacers have been removed.
  • Fig. 10 shows the integrated circuit portion of Fig. 9 after a via hole trench has been formed in a via dielectric layer above a metal line.
  • Fig. 11 shows the integrated circuit portion of Fig. 10 after the via hole trench has been lined with a plug liner and filled with a plug.
  • Fig. 12 shows the integrated circuit portion of Fig. 1 1 after a further barrier layer has been formed above the via and via dielectric, a metal line has been formed above the barrier layer, and an etch stop spacer has been formed.
  • Fig. 13 shows an integrated circuit portion having interconnects formed therein by a conventional method.
  • Figs. 14-19 show the integrated circuit portion after being processed in accordance with a second embodiment of the present invention, in which:
  • Fig. 14 shows the integrated circuit portion of Fig. 5 after the protection layer, the bottom metal layer, and the boundary layer have been patterned to define protection metal/boundary composite lines.
  • Fig. 15 shows the integrated circuit portion of Fig. 14 after an etch stop layer has been formed on the surface of the barrier layer and substantially conforming to the shape of the lines.
  • the etch stop layer includes etch stop spacers on the sidewall portions of the lines.
  • Fig. 16 shows the integrated circuit portion of Fig. 15 after selected portions of the etch stop layer have been removed, leaving the etch stop spacers.
  • Fig. 17 shows the integrated circuit portion of Fig. 16 after a via hole trench has been formed in a via dielectric layer above a metal line.
  • Fig. 18 shows the integrated circuit portion of Fig. 17 after the via hole trench has been lined with a plug liner and filled with a plug.
  • Fig. 19 shows the integrated circuit portion of Fig. 18 after a further barrier layer has been formed above the via and via dielectric, a metal line has been formed above the barrier layer, and an etch stop spacer has been formed.
  • Fig 4 shows, in cross section, an integrated circuit portion 200 which compnses a conventional foundation layer 202 fabricated by a conventional process.
  • the foundation layer includes a dielectnc layer 204 having at least one trench (or contact) 206, shown in Fig 4. which is a contact to poly formed, e.g.. over a semiconductor field oxide layer 208. onto silicon
  • the trench 206 is lined with a plug liner 210
  • the foundation layer 202 further comprises a bamer layer which is a portion of the plug liner 210 that covers the contact dielectric layer 204
  • the trench 206 is filled with a plug material 212.
  • the contact 206 in Fig 4 may be lined with a sputtered titanium ("Ti”)/sputtered titanium nit ⁇ de (“TiNx” bilayer; sputtered Ti/sputtered titanium-tungsten (“TiW”) bilayer; sputtered Ti/sputtered tungsten (“W”) bilayer, sputtered W single layer; sputtered Ti/chemical vapor deposited titanium nitride ("CVD TiNx”) bilayer; or CVD Ti/CVD TiNx bilayer.
  • Ti sputtered titanium
  • TiNx sputtered titanium nit ⁇ de
  • TiW sputtered Ti/sputtered titanium-tungsten
  • W sputtered Ti/sputtered tungsten bilayer, sputtered W single layer
  • CVD TiNx sputtered Ti/chemical vapor deposited titanium nitride
  • the contact may be filled, for example, with chemical vapor deposited tungsten (CVD W) If necessary, a blanket etchback or chemical-mechanical polishing process may be applied to remove plug matenal outside the plug hole 212, so that plug matenal remains only in the plug hole 212
  • CVD W chemical vapor deposited tungsten
  • Fig. 5 also shows the integrated circuit portion 200 of Fig 4
  • the bar ⁇ er layer of the foundation layer further compnses a second layer 214
  • the bamer layer is designated as 210+214.
  • the most common matenal used for the second layer 214 of the bamer layer 210+214 is a bi-layered film of Ti and TiNx
  • other mate ⁇ als such as thin films of sputter deposited TiW or W, may also be employed in the place of TiNx
  • Fig. 5 shows the integrated circuit portion 200 after it has been conventionally processed up to the point of bottom metal layer formation.
  • the bottom metal layer 216 includes a pnmary layer 218 and. optionally, an anti-reflection coating 220 ("ARC")
  • ARC anti-reflection coating
  • a thin film of aluminum-based alloy for example, Al-0.5% Cu or Al-l %S ⁇ -0.5% Cu ) may be employed.
  • the ARC may be, for example, TiNx.
  • the ARC when present, improves the efficiency of the photo-lithography
  • the integrated circuit portion 200 shown in Fig. 5 has been further processed, in accordance with the present invention, to form a protection layer 222 atop the bottom metal layer 216.
  • the protection layer 222 may be, for example, an oxide layer formed by depositing a plasma-enhanced Tetraethyl Orthosilane ("PE-TEOS”) oxide atop the bottom metal layer 216 In this case, as is discussed in detail below with reference to Fig 7. the thickness ol the protection oxide is related to the plasma-enhanced chemical vapor deposition silicon nitride ("PECVD silicon nit ⁇ de”) to oxide etch selectivity
  • PECVD silicon nit ⁇ de plasma-enhanced chemical vapor deposition silicon nitride
  • Fig 6 shows the integrated circuit portion 200 after the protection layer 222 and the bottom metal layer 216 have been patterned to define at least one line (four lines 224a-224d are shown in Fig 6) of composite protection/metal on the surface of the boundary layer 210+214
  • the patterning may comp ⁇ se, for example, a bottom metal mask step and a bottom metal etch step
  • the bottom metal mask step photo-resist is spun on the protection oxide layer 222 of the integrated circuit portion 200 Then, a photo-lithographic technique is used to produce a desired interconnect pattern in the photo-resist.
  • the protection silicon oxide is first etched in an anisotropic fluonne- based etch chemistry to remove the portion of the protective silicon oxide below the photo-exposed photo-resist Then, the metal is etched in an anisotropic chlo ⁇ ne-based etch chemistry Using an endpoint detection method (e g , optical spectroscopy or DC bias), the bottom metal etch is stopped on or in the bamer layer 210+214
  • the etch chemistry used in the metal etch step is such that, although the second layer 214 of the bamer layer 210+214 is etched through, the etch chemistry will not etch through the plug liner 210 of the bamer layer
  • the plug itself is protected from being etched, even if the metal line is misaligned to the plug, obviating the need for an overlap
  • the plug liner 210 is W-based and the etch chemistry is chlo ⁇ ne-based, the plug liner will not be etched through (Fig 14 shows the integrated circuit portion 200' (for the alternate embodiment, the integrated circuit portion 200 has been alternately denoted by the numeral 200') after it has been processed through bottom metal formation in accordance with the alternate embodiment )
  • Fig 7 shows the integrated circuit portion 200 after an etch stop layer 226 has been formed on the surface of the bamer layer 214 (Fig 15 shows the integrated circuit portion 200' after an etch stop layer 226 has been formed on the surface of the contact dielectnc )
  • the etch stop layer 226 substantially conforms to the shape of the lines 224a-224d of composite protection/metal and thus includes etch stop spacers 228aa-228db on the sidewall portions of the lines
  • the etch stop layer 226 may be, for example, a silicon nitride film deposited by plasma-enhanced chemical vapor deposition ("PECVD silicon nitnde") As will be discussed with respect to Fig 8, PECVD silicon nitnde has two properties which make it preferable First, a PECVD silicon nitride to silicon oxide etch selectivity equal to or greater than one can be achieved in a fluonne-based plasma etch chemistry by optimization of process parameters while a significantly large silicon oxide to silicon nitnde
  • the thickness of the etch stop layer 226 is such that the coverage on the sides of the bottom metal lines 224a- 224d is at least as large as the potential via misalignment to bottom metal and to contact
  • the thickness of the etch stop layer 226 is such that the thickness of the etch stop spacers 228aa-228db is at least as large as the via overlap and enclosure, and contact overlap, which would be used in the conventional interconnect fabrication process
  • the etch stop material should be thin enough, relative to the space between the metal lines 224a-224d.
  • Fig 8 shows the integrated circuit portion 200 after selected portions of the etch stop layer 226 have been removed, leaving the etch stop spacers 228aa-228db (Fig 16 shows the integrated circuit portion 200' after selected portions of the etch stop layer 226 have been removed, leaving the etch stop spacers 228aa-228db )
  • the etch stop matenal is PECVD silicon nitnde.
  • a fluonne-based plasma etch is applied to completely remove the PECVD silicon nitride on top of, and in between, the
  • SUBSTfTUTE SHEET (RULE 26) bottom metal lines 224a- 224d, except for the spacers 228aa-228ab.
  • the etch is anisotropic (i.e., it etches only in the vertical direction) so that the thickness of the PECVD silicon nitride etch stop spacers 228aa-228db. on the sidewalls of the bottom metal lines 224a-224d, is preserved.
  • Fig. 9 shows the integrated circuit portion 200 after the portions of the boundary layer between the etch stop spacers 228aa-228db have been removed, for example by a plasma etch, to electrically isolate the bottom metal lines 224a-224d from each other. (In the alternate embodiment, this step is not necessary since the bottom metal lines are electrically isolated from each other after the bottom metal etch step, which also etches through the exposed portions of the boundary layer.)
  • Fig. 10 shows the integrated circuit portion 200 after a misaligned via 230 has been formed above the metal line 224c.
  • Fig. 17 shows the integrated circuit portion 200' after a via 230 has been formed above the metal line 224c.
  • a via dielectric layer 232 is formed that covers, and extends above, the metal lines 224a-224d.
  • a portion of the via dielectric layer 232, above the metal line 224c, the metal line to be interconnected, is removed to expose a portion of the protection metal line 224c.
  • the via dielectric layer 232 can be formed, for example, by depositing gap-filling silicon oxide, such as spin on glass (“SOG") or TEOS-ozone silicon oxide.
  • gap-filling silicon oxide such as spin on glass (“SOG") or TEOS-ozone silicon oxide.
  • the gap-filling oxide can be removed from the top of selected bottom metal lines using a blanket plasma etchback. Then, if SOG has been used to fill the gaps between the bottom metal lines, the SOG is cured at an elevated temperature.
  • the gap-filling oxide is then capped, e.g., with a layer of PECVD TEOS oxide or silane oxide.
  • a chemical-mechanical polishing process is then employed to plana ⁇ ze the surface.
  • the via pattern is produced by, for example, a photo-lithographic masking technique.
  • a via etch is applied to open via holes where the via dielectric layer is exposed.
  • the plasma chemistry used to etch the via holes is such that the silicon oxide to PECVD silicon nitride, and the silicon oxide lo metal etch selectivity, are very high.
  • the etch process stops in metal and PECVD silicon nitride.
  • the etch selectivity is high, it is not infinite.
  • a small amount of silicon nitride spacer is removed dunng via etch.
  • Fig. 11 shows the integrated circuit portion 200 after the via hole trench 230 has been lined with a plug liner 210' and filled with a plug 212', as discussed above with reference to Fig. 4.
  • Fig. 18 shows the integrated circuit portion 200' after the via hole trench 230 has been lined with a plug liner 210' and filled with a plug 212', as discussed above with reference to Fig.
  • Figs 4-1 1 (or, alternately. Figs 4-7 and 14-18) can be repeated to form further interconnect layers where the via dielectric layer 232 is considered to be the foundation layer and the via 230 is considered to be the trench
  • Fig 12 shows the integrated circuit portion 200 after a further bamer layer 214' has been formed above the via 230 and via dielectnc 232
  • Fig 19 shows the integrated circuit portion 200 after a further barrier layer 214' has been formed above the via 230 and via dielectnc 232
  • a metal line 218' including an ARC layer 220', has been formed above the bamer layer 214'
  • An etch stop spacer 228' has been formed, as discussed with respect to Figs 4-10, so that the via 230 is completely overlapped even though the metal line 218' is misaligned to the via 230

Abstract

A method of forming interconnecting layers in a semiconductor device whereby even if a via is misaligned with a metal line, a portion of the via not enclosed and capped by the metal is enclosed and capped by an etch stop spacer. The foundation layer (202) includes a dielectric layer (204) having a trench (206) formed therein, the trench (206) being filled with a plug material (212). The foundation layer (202) further includes a barrier layer (210 and 214) formed atop the dielectric layer (204). A metal layer (218) is formed on the surface of the boundary layer, and a protection layer (222) is formed on the surface of the metal layer (218). The protection layer (222) and the metal layer (218) are patterned to define a line of composite protection/metal (205) on the surface of the boundary layer. An etch stop layer (226) is formed which substantially conforms to the shape of the composite protection/metal line, including etch stop spacers (228) conforming to the sidewall portions of the line (224). Selected portions of the etch stop layer are removed to expose the protection surface of the composite protection/metal line and portions of the boundary layer, while leaving the etch stop spacers (228). Portions of the boundary layer between the etch stop spacers are removed. A layer of via dielectric (232) is formed that covers, and extends above, the line. A portion of the via dielectric layer (232) above the composite protection/metal line (224) is removed, exposing a portion of the protection surface of the composite protection/metal line (224). Finally, a portion of the protection surface from the composite protection/metal line is removed, leaving the metal portion of the line only.

Description

INTEGRATED CIRCUITS WITH BORDERLESS VIAS
TECHNICAL FIELD OF THE INVENTION
The present invention relates to integrated circuits, and in particular, integrated circuits with borderless vias.
BACKGROUND OF THE INVENTION
Integrated circuit fabrication begins with a thin, polished slice of high-purity, single crystal semiconductor, usually silicon. Junctions (which make up devices) are formed between field oxide portions of the semiconductor slice. Metal lines in conductor layers provide necessary electrical connections between the devices. Dielectric (i.e. insulating) layers are formed between the conductor layers to isolate the metal lines from each other. Vias provide conducting paths through the dielectric layers to connect interconnects of different conductor layers.
Fig. 1 is a perspective view of a portion 100 of an integrated circuit having a conventional interconnect architecture; Fig. 2 is a cross-sectional view of the integrated circuit portion 100 shown in Fig. 1 ; and Fig. 3 is a plane view of the integrated circuit portion 100 shown in Figs. 1 and 2.
In the integrated circuit portion 100, two "bottom metal" strips 102a, 102b are formed in a bottom layer and two "top metal" strips 104a, 104b are formed perpendicular to the bottom metal strips 102a, 102b. Vias through a dielectric layer 108 connect the "top metal" strips to the "bottom metal" stnps. In the integrated circuit portion 100 shown in Figs. 1-3, via 106aa connects bottom metal strip 102a to top metal strip 104a; via 106ab connects bottom metal strip 102a to top metal strip 104b; via 106ba connects bottom metal strip 102b to top metal stnp 104a; and via 106bb connects bottom metal strip 102b to top metal strip 104b.
As can be seen from Figs. 1-3, in the integrated circuit portion 100 having the conventional interconnect architecture, each via is fully covered and is bordered by the top metal strip above it (overlap) and each via is also fully enclosed and bordered by the bottom metal strip below it (enclosure). Via borders provide allowance for interconnect misalignment and other process variations. That is, if a via is not fully bordered by the bottom metal strip to which it is to connect, during formation of the via, the dielectric layer, which is to insulate the bottom metal layer from the top metal layer, is attacked dunng etching of the vias. In extreme cases, even the devices may be attacked. Furthermore, if a via will not be fully bordered by the top metal strip to which it is to connect, the via liners can be attacked dunng etching of the top metal.
If the via borders required in the conventional interconnect architecture can be eliminated, increased packing density can be achieved. For example, in the conventional bordered via architecture, if the via size is 0.5 um. borders required to protect against potential via misalignment need to be at least 0.15 um. Thus, with bordered vias, the metal linewidlh should be 0.8 um. the via size plus twice the via border. If the space between the metal lines at a particular level is 0.5 um, the metal pitch ( newidth + space) is 1.3 um for bottom and top metals running perpendicular to each other.
SUBSπTOTE ά."EET (RULE 26) SUMMARY OF THE INVENTION
The present invention is a method of forming interconnecting layers in a semiconductor device whereby, even if a via is misaligned with a metal line, a portion of the via not enclosed by the metal is enclosed by an etch stop spacer A foundation layer includes a dielectric layer having a hole formed therein, the hole being Filled with a plug matenal. The foundation layer further includes a barner layer formed atop the dielectric layer
In a first embodiment, a metal layer is formed on the surface of the boundary layer, and a protection layer is formed on the surface of the metal layer The protection layer and the metal layer are patterned to define a line of composite protection/metal on the surface of the boundary layer
Alternately, the protection layer, the metal layer, and the boundary layer are patterned to define a line of composite protection/metal/boundary on the surface of the dielectric layer
An etch stop layer is formed which substantially conforms to the shape of the composite protection/metal line Selected portions of the etch stop layer are removed to expose the protection surface of the composite protection/metal line and portions of the boundary layer, while leaving etch stop spacers conforming to the side walls of the metal line. In a second embodiment, portions of the boundary layer between the etch stop spacers are also now removed
A layer of via dielectric is formed that covers, and extends above, the line A portion of the via dielectnc layer above the composite protection/metal line is removed, exposing a portion of the protection surface of the composite protection/metal line Finally, a portion of the protection surface from the composite protection/metal line (or, in the alternate embodiment, from the composite protection metal/boundary line) is removed.
A better understanding of the features and advantages of the invention will be obtained by reference to the following detailed descnption and accompanying drawings which set forth an illustrative embodiment in which the pnnciples of the invention are utilized
BRIEF DESCRIPTION OF THE FIGURES
Fig 1 is a perspective view of a portion of an integrated circuit having a conventional interconnect architecture
Fig 2 is a cross-sectional view of the integrated circuit portion shown in Fig 1 Fig. 3 is a plan view of the integrated circuit portion shown in Figs. 1 and 2
Fig 4 shows, in cross section, an integrated circuit portion which comprises a conventional foundation layer fabncated by a conventional process
Fig 5 shows the integrated circuit portion of Fig 4 after it has been conventionally processed up to the point of bottom metal layer formation and after it has been processed in accordance with the present invention to form a protection laver atop a bottom metal layer
Figs. 6-12 show the integrated circuit portion after being processed in accordance with a first embodiment of the present invention, in which
- 2 -
SUBSrmJTE SHEET (RULE 26) Fig. 6 shows the integrated circuit portion of Fig. 5 after the protection layer and the bottom metal layer have been patterned to define protection/metal composite lines.
Fig. 7 shows the integrated circuit portion of Fig. 6 after an etch stop layer has been formed on the surface of the barrier layer and substantially conforming to the shape of the at least one line. The etch stop layer includes etch stop spacers on the sidewall portions of the line.
Fig. 8 shows the integrated circuit portion of Fig. 7 after selected portions of the etch stop layer have been removed, leaving the etch stop spacers.
Fig. 9 shows the integrated circuit portion of Fig. 8 after portions of the boundary layer between the etch stop spacers have been removed. Fig. 10 shows the integrated circuit portion of Fig. 9 after a via hole trench has been formed in a via dielectric layer above a metal line.
Fig. 11 shows the integrated circuit portion of Fig. 10 after the via hole trench has been lined with a plug liner and filled with a plug.
Fig. 12 shows the integrated circuit portion of Fig. 1 1 after a further barrier layer has been formed above the via and via dielectric, a metal line has been formed above the barrier layer, and an etch stop spacer has been formed.
Fig. 13 shows an integrated circuit portion having interconnects formed therein by a conventional method.
Figs. 14-19 show the integrated circuit portion after being processed in accordance with a second embodiment of the present invention, in which:
Fig. 14 shows the integrated circuit portion of Fig. 5 after the protection layer, the bottom metal layer, and the boundary layer have been patterned to define protection metal/boundary composite lines.
Fig. 15 shows the integrated circuit portion of Fig. 14 after an etch stop layer has been formed on the surface of the barrier layer and substantially conforming to the shape of the lines. The etch stop layer includes etch stop spacers on the sidewall portions of the lines.
Fig. 16 shows the integrated circuit portion of Fig. 15 after selected portions of the etch stop layer have been removed, leaving the etch stop spacers.
Fig. 17 shows the integrated circuit portion of Fig. 16 after a via hole trench has been formed in a via dielectric layer above a metal line. Fig. 18 shows the integrated circuit portion of Fig. 17 after the via hole trench has been lined with a plug liner and filled with a plug.
Fig. 19 shows the integrated circuit portion of Fig. 18 after a further barrier layer has been formed above the via and via dielectric, a metal line has been formed above the barrier layer, and an etch stop spacer has been formed.
DETAILED DESCRIPTION OF THE INVENTION
A process for fabricating a borderless interconnect architecture in accordance with the present invention, as well as the borderless interconnect architecture itself, is now described. Fig 4 shows, in cross section, an integrated circuit portion 200 which compnses a conventional foundation layer 202 fabricated by a conventional process. The foundation layer includes a dielectnc layer 204 having at least one trench (or contact) 206, shown in Fig 4. which is a contact to poly formed, e.g.. over a semiconductor field oxide layer 208. onto silicon The trench 206 is lined with a plug liner 210 The foundation layer 202 further comprises a bamer layer which is a portion of the plug liner 210 that covers the contact dielectric layer 204 The trench 206 is filled with a plug material 212. For example, the contact 206 in Fig 4 may be lined with a sputtered titanium ("Ti")/sputtered titanium nitπde ("TiNx" bilayer; sputtered Ti/sputtered titanium-tungsten ("TiW") bilayer; sputtered Ti/sputtered tungsten ("W") bilayer, sputtered W single layer; sputtered Ti/chemical vapor deposited titanium nitride ("CVD TiNx") bilayer; or CVD Ti/CVD TiNx bilayer. The contact may be filled, for example, with chemical vapor deposited tungsten (CVD W) If necessary, a blanket etchback or chemical-mechanical polishing process may be applied to remove plug matenal outside the plug hole 212, so that plug matenal remains only in the plug hole 212
Fig. 5 also shows the integrated circuit portion 200 of Fig 4 As shown in Fig 5, the barπer layer of the foundation layer further compnses a second layer 214 (In further discussion, the bamer layer is designated as 210+214.) The most common matenal used for the second layer 214 of the bamer layer 210+214 is a bi-layered film of Ti and TiNx However, other mateπals. such as thin films of sputter deposited TiW or W, may also be employed in the place of TiNx
As is now discussed. Fig. 5 shows the integrated circuit portion 200 after it has been conventionally processed up to the point of bottom metal layer formation. The bottom metal layer 216 includes a pnmary layer 218 and. optionally, an anti-reflection coating 220 ("ARC") For the pnmary layer, a thin film of aluminum-based alloy (for example, Al-0.5% Cu or Al-l %Sι-0.5% Cu ) may be employed
The ARC may be, for example, TiNx. The ARC, when present, improves the efficiency of the photo-lithography
The integrated circuit portion 200 shown in Fig. 5 has been further processed, in accordance with the present invention, to form a protection layer 222 atop the bottom metal layer 216. The protection layer 222 may be, for example, an oxide layer formed by depositing a plasma-enhanced Tetraethyl Orthosilane ("PE-TEOS") oxide atop the bottom metal layer 216 In this case, as is discussed in detail below with reference to Fig 7. the thickness ol the protection oxide is related to the plasma-enhanced chemical vapor deposition silicon nitride ("PECVD silicon nitπde") to oxide etch selectivity
Fig 6 shows the integrated circuit portion 200 after the protection layer 222 and the bottom metal layer 216 have been patterned to define at least one line (four lines 224a-224d are shown in Fig 6) of composite protection/metal on the surface of the boundary layer 210+214 The patterning may compπse, for example, a bottom metal mask step and a bottom metal etch step
In the bottom metal mask step, photo-resist is spun on the protection oxide layer 222 of the integrated circuit portion 200 Then, a photo-lithographic technique is used to produce a desired interconnect pattern in the photo-resist. In the bottom metal etch step, the protection silicon oxide is first etched in an anisotropic fluonne- based etch chemistry to remove the portion of the protective silicon oxide below the photo-exposed photo-resist Then, the metal is etched in an anisotropic chloπne-based etch chemistry Using an endpoint detection method (e g , optical spectroscopy or DC bias), the bottom metal etch is stopped on or in the bamer layer 210+214
In a first embodiment of the present invention, in the metal etch step, the second layer 214 of the bamer layer 210+214 is not etched through, and at this point the bottom metal formation process is not yet complete However, in an alternate embodiment in accordance with the present invention, the etch chemistry used in the metal etch step is such that, although the second layer 214 of the bamer layer 210+214 is etched through, the etch chemistry will not etch through the plug liner 210 of the bamer layer Thus, the plug itself is protected from being etched, even if the metal line is misaligned to the plug, obviating the need for an overlap For example, if the plug liner 210 is W-based and the etch chemistry is chloπne-based, the plug liner will not be etched through (Fig 14 shows the integrated circuit portion 200' (for the alternate embodiment, the integrated circuit portion 200 has been alternately denoted by the numeral 200') after it has been processed through bottom metal formation in accordance with the alternate embodiment )
Fig 7 shows the integrated circuit portion 200 after an etch stop layer 226 has been formed on the surface of the bamer layer 214 (Fig 15 shows the integrated circuit portion 200' after an etch stop layer 226 has been formed on the surface of the contact dielectnc ) The etch stop layer 226 substantially conforms to the shape of the lines 224a-224d of composite protection/metal and thus includes etch stop spacers 228aa-228db on the sidewall portions of the lines The etch stop layer 226 may be, for example, a silicon nitride film deposited by plasma-enhanced chemical vapor deposition ("PECVD silicon nitnde") As will be discussed with respect to Fig 8, PECVD silicon nitnde has two properties which make it preferable First, a PECVD silicon nitride to silicon oxide etch selectivity equal to or greater than one can be achieved in a fluonne-based plasma etch chemistry by optimization of process parameters while a significantly large silicon oxide to silicon nitnde selectivity can also be achieved by similar optimization in the same etch chemistry
Refemng still to Fig 7, the thickness of the etch stop layer 226 is such that the coverage on the sides of the bottom metal lines 224a- 224d is at least as large as the potential via misalignment to bottom metal and to contact In other words, the thickness of the etch stop layer 226 is such that the thickness of the etch stop spacers 228aa-228db is at least as large as the via overlap and enclosure, and contact overlap, which would be used in the conventional interconnect fabrication process Furthermore, the etch stop material should be thin enough, relative to the space between the metal lines 224a-224d. so that key holes (I e voids within the dielectric) are not formed between the metal lines 224a-224d Fig 8 shows the integrated circuit portion 200 after selected portions of the etch stop layer 226 have been removed, leaving the etch stop spacers 228aa-228db (Fig 16 shows the integrated circuit portion 200' after selected portions of the etch stop layer 226 have been removed, leaving the etch stop spacers 228aa-228db ) For example, if the etch stop matenal is PECVD silicon nitnde. a fluonne-based plasma etch is applied to completely remove the PECVD silicon nitride on top of, and in between, the
- 5 -
SUBSTfTUTE SHEET (RULE 26) bottom metal lines 224a- 224d, except for the spacers 228aa-228ab. Preferably, the etch is anisotropic (i.e., it etches only in the vertical direction) so that the thickness of the PECVD silicon nitride etch stop spacers 228aa-228db. on the sidewalls of the bottom metal lines 224a-224d, is preserved. If the etch plasma chemistry is such that the PECVD silicon nitride to silicon oxide, and to TiNx, selectivity is greater than or equal to one, the etching stops in the protection oxide layer 222, on top of the metal lines 224a-224d and in the bamer layer 214 between the bottom metal lines 224a-224d. Furthermore, the protection oxide layer 222 ensures that, during etch, the top of the PECVD silicon nitnde spacers 228aa- 228db remain above the top surface of the metal lines 224a-224d.
Fig. 9 shows the integrated circuit portion 200 after the portions of the boundary layer between the etch stop spacers 228aa-228db have been removed, for example by a plasma etch, to electrically isolate the bottom metal lines 224a-224d from each other. (In the alternate embodiment, this step is not necessary since the bottom metal lines are electrically isolated from each other after the bottom metal etch step, which also etches through the exposed portions of the boundary layer.)
Fig. 10 shows the integrated circuit portion 200 after a misaligned via 230 has been formed above the metal line 224c. (Fig. 17 shows the integrated circuit portion 200' after a via 230 has been formed above the metal line 224c.) First, a via dielectric layer 232 is formed that covers, and extends above, the metal lines 224a-224d. Then, a portion of the via dielectric layer 232, above the metal line 224c, the metal line to be interconnected, is removed to expose a portion of the protection metal line 224c.
The via dielectric layer 232 can be formed, for example, by depositing gap-filling silicon oxide, such as spin on glass ("SOG") or TEOS-ozone silicon oxide. Optionally, after it has been deposited, the gap-filling oxide can be removed from the top of selected bottom metal lines using a blanket plasma etchback. Then, if SOG has been used to fill the gaps between the bottom metal lines, the SOG is cured at an elevated temperature. The gap-filling oxide is then capped, e.g., with a layer of PECVD TEOS oxide or silane oxide. Preferably, a chemical-mechanical polishing process is then employed to planaπze the surface.
Then, the via pattern is produced by, for example, a photo-lithographic masking technique. A via etch is applied to open via holes where the via dielectric layer is exposed. The plasma chemistry used to etch the via holes is such that the silicon oxide to PECVD silicon nitride, and the silicon oxide lo metal etch selectivity, are very high. Thus, the etch process stops in metal and PECVD silicon nitride. However, while the etch selectivity is high, it is not infinite. Thus, a small amount of silicon nitride spacer is removed dunng via etch. Thus, during the etch stop spacer formation step, discussed above with reference to Figs. 7 and 8 (Figs. 7 and 14 for the alternate embodiment), it is preferable that the PECVD silicon nitπde spacers are formed higher than the level of the bottom metal lines with the use of the protection oxide. Fig. 11 shows the integrated circuit portion 200 after the via hole trench 230 has been lined with a plug liner 210' and filled with a plug 212', as discussed above with reference to Fig. 4. (Fig. 18 shows the integrated circuit portion 200' after the via hole trench 230 has been lined with a plug liner 210' and filled with a plug 212', as discussed above with reference to Fig. 4.) As can be seen from Fig 12 (and, alternatively, from Fig 19), even if the via 230 is misaligned with the metal line 224c, a portion of the via 230 not enclosed by the metal is enclosed by at least a portion of the etch stop spacer 228ca
The process illustrated in Figs 4-1 1 (or, alternately. Figs 4-7 and 14-18) can be repeated to form further interconnect layers where the via dielectric layer 232 is considered to be the foundation layer and the via 230 is considered to be the trench For example. Fig 12 shows the integrated circuit portion 200 after a further bamer layer 214' has been formed above the via 230 and via dielectnc 232 (Fig 19 shows the integrated circuit portion 200 after a further barrier layer 214' has been formed above the via 230 and via dielectnc 232 ) A metal line 218', including an ARC layer 220', has been formed above the bamer layer 214' An etch stop spacer 228' has been formed, as discussed with respect to Figs 4-10, so that the via 230 is completely overlapped even though the metal line 218' is misaligned to the via 230
A process for fabricating a borderless interconnect architecture, as well as the borderless interconnect architecture itself, has been described The die size reduction which can be achieved with such an architecture is appreciable It should be understood that various alternatives to the embodiments of the invention descπbed herein may be employed in practicing the invention It is intended that the following claims define the scope of the invention and that methods and apparatus within the scope of these claims and their equivalents be covered thereby

Claims

WHAT IS CLAIMED IS 1 A method of forming interconnecting layers in a semiconductor device over a foundation layer, the foundation layer including a dielectric laver having at least one trench formed therein, the at least one trench being filled with a plug matenal. and the foundation layer further including a boundary layer formed atop the foundation layer, the method compnsing the steps of a) forming a metal layer on the surface of the boundary layer, b) forming a protection layer on the surface of the metal layer, c) patterning the protection layer and the metal layer to define a line of composite protection/metal on the surface of the boundary layer, d) forming an etch stop layer which substantially conforms to the shape of the line of composite protection metal on the surface of the boundary layer, e) removing selected portions of the etch stop layer to expose the protection surface of the composite protection/metal line and portions of the boundary layer while leaving etch stop spacers conforming to at least one sidewall portion of the line,, f) removing portions of the boundarv layer between the etch stop spacers; g) forming a layer of via dielectnc that covers, and extends above, the line, h) removing a portion of the via dielectnc layer above the composite protecuon metal line to expose a portion of the protection surface of the composite protection/metal line, and i) removing a portion of the protection surface from ihe composite protection/metal line, leaving the metal portion of the line only, whereby even if the via is misaligned with the metal line, a portion of the via not enclosed by the metal is enclosed by at least one of the etch stop spacers
2 The method of Claim 1 , wherein step c) compnses c 1 ) forming a photo-resist layer on the surface of the protection layer, c2 masking portions of the photo-resist layer to produce a desired interconnect pattern in the photo-resist c3) exposing the protection layer to a protection layer etch chemistry, removing the portions of the protection layer that are nol masked by the photo-resist lo expose portions of the metal layer, and c4) exposing the metal layer lo a metal layer etch chemistry, removing the exposed portions of the metal layer to define the line of composite protection/metal
3 The method of Claim 2, wherein the protection laver is an oxide, the protection layer etch chemistry is fluonne-based. and the eial layer etch chemistry is chlorine-based
4 The method of Claim 3. wherein the meial laver etch is anisotropic
5 The method of claim 4, wherein the protection layer etch chemistry is anisotropic
6 The method of Claim 3. wherein in step c4) a portion, but not all, of the bamer layer beneath the removed portions of the metal layer is removed such that the foundation layer remains covered
7 The method of Claim 1. wherein in step d), the thickness of the etch stop spacers corresponds to an amount of via misalignment against which it is desired lo guard against
8 The method of Claim 1 , wherein step e) compnses: el ) exposing the etch stop layer to a second etch chemistry which is such that the etch chemistry completely removes the selected portions of the etch stop layer while the etch chemistry removes only a portion of the protection layer which remains after step c).
9 The method of Claim 8. wherein the protection layer compnses a silicon oxide, the etch stop layer is silicon nitnde, and the etch chemistry to which the etch stop layer is exposed in step el ) compnses fluonne.
10 The method of Claim 8. wherein the etch chemistry to which the etch stop layer is exposed in step e 1 ) removes the selected portions of the etch stop layer anisotropically
1 1. The method of Claim 1. wherein the metal layer includes a pnmary layer formed on the surface of the boundary layer and an anti-reflection coaling formed on the surface of the pnmary layer.
12 The method of Claim 1, wherein after steps a) through i) have been performed, the via dielectric layer is considered to be the boundary layer and the via is considered to be the trench, and the steps a) to i ) are repeated.
13 A method of forming interconnecting layers in a semiconductor device over a foundation layer, the foundation layer including a dielectnc layer having at least one trench formed therein, the at least one trench being filled with a plug material, and the foundation layer further including a ba er layer formed atop the foundation layer, the method compnsing the steps of. a) forming a metal layer on the surface of the boundary layer; b) forming a protection layer on the surface of the metal layer; c) patterning the protection layer, the metal layer, and the boundary layer to define a line of composite protection/metal/boundary on the surface of the dielectric layer; d) forming an etch stop layer which substantially conforms to the shape of the line of composite protection/metal boundary on the surface of the boundary layer; e) removing selected portions of the etch stop layer to expose the protection surface of the composite protection metal line and portions ot the dielectnc layer while leaving the etch stop spacers conforming lo at least one sidewall portion oi the line:
- 9 -
SUBSTfTUTE SHEET (RULE 26) 96 24164 PCI7US96/01340 f) forming a layer of via dielectnc that covers, and extends above, the line; g) removing a portion of the via dielectric layer above the composite protection/metal boundary line to expose a portion of the protection surface of the composite protection/metal/boundary line; and h) removing a portion of the protection surface from the composite protection/metal/boundary line, leaving the metal portion of the line only, whereby even if the via is misaligned with the metal line, a portion of the via not enclosed by the metal is enclosed by at least one of the etch stop spacers
14 The method of Claim 13, wherein the step c) comprises c 1 ) forming a photo-resist layer on the surface of the protection layer, c2) masking portions of the photo-resist layer to produce a desired interconnect pattern in the photo-resist; c3) exposing the protection layer to a protection/metal/boundary layer etch chemistry, removing the portions of the protection layer, the metal layer, and the boundary layer that are not masked by the photo-resist to expose portions of the metal layer to define the line of composite protection metal/boundary
15 The method of Claim 14, wherein the plug liner is tungsten-based, the protection layer is an oxide, and the protection metal/boundary layer etch chemistry is chloπne-based
16. The method of Claim 15, wherein the protection metal/boundary layer etch is anisotropic.
17 The method of Claim 13, wherein in step d), the thickness of the etch stop spacers corresponds to an amount of via misalignment against which it is desired lo guard against
18 The method of Claim 13, wherein step e) compnses el) exposing the etch stop layer to a second etch chemistry which is such that the etch chemistry completely removes the selected portions of the etch stop layer while the etch chemistry removes only a portion of the protection layer, which remains on the metal lines, after step c).
19 The method of Claim 18, wherein the etch chemistry lo which the etch stop layer is exposed in step el ) removes the selected portions of ihe etch stop layer anisotropically
20 The method of Claim 13 wherein the metal layer includes a pnmary layer formed on the surface of the boundary layer and an anti-reflection coating tor ed on the surface of ihe primary layer
21 The method of Claim 13. wherein alter steps a) through D have been performed, the via dielectnc layer is considered to be the boundary layer and the via is considered to be the trench, and the steps a) to h I are repeated.
- 10 -
SUBSrmiTE SHEET (RULE 26) 22 A semiconductor device having interconnected layers over a foundation layer, the tounαation layer including a dielectnc layer having at least one trench formed therein, the at least one trench being filled with a plug matenal, compnsing a) a metal/boundary line having two sides, the metal/boundary line formed on the surface of the boundary layer, b) etch stop spacers formed on at least one side of the metal line, c) a layer of via dielectric that extends above the metal line, the layer of via dielectric defining a via above the metal line whereby even if the via is misaligned with the metal line, a portion of the via not enclosed by the metal is enclosed by at least one of the etch stop spacers
23 The semiconductor device of Claim 22, wherein the etch stop spacers extend above ihe metal line, the semiconductor device further comprising d) a protection layer formed atop ihe metal line to a level substanually even with the etch stop spacers
24 The semiconductor device of Claim 22, further comprising d) boundary material interposed between the etch stop spacers and the dielectnc layer
PCT/US1996/001340 1995-02-03 1996-01-30 Integrated circuits with borderless vias WO1996024164A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
DE69620510T DE69620510T2 (en) 1995-02-03 1996-01-30 INTEGRATED CIRCUITS WITH FRONTLESS CONTACT HOLES
EP96903761A EP0754351B1 (en) 1995-02-03 1996-01-30 Integrated circuits with borderless vias

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US38359795A 1995-02-03 1995-02-03
US08/383,597 1995-02-03

Publications (2)

Publication Number Publication Date
WO1996024164A1 WO1996024164A1 (en) 1996-08-08
WO1996024164A9 true WO1996024164A9 (en) 1996-10-10

Family

ID=23513849

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1996/001340 WO1996024164A1 (en) 1995-02-03 1996-01-30 Integrated circuits with borderless vias

Country Status (4)

Country Link
US (1) US5757077A (en)
EP (1) EP0754351B1 (en)
DE (1) DE69620510T2 (en)
WO (1) WO1996024164A1 (en)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5652173A (en) * 1996-05-09 1997-07-29 Philips Electronics North America Corporation Monolithic microwave circuit with thick conductors
US6016012A (en) * 1996-11-05 2000-01-18 Cypress Semiconductor Corporation Thin liner layer providing reduced via resistance
KR19980064250A (en) * 1996-12-18 1998-10-07 윌리엄비.켐플러 Fully encapsulated metal leads for multilevel metallization
JP3098450B2 (en) * 1997-04-21 2000-10-16 日本電気アイシーマイコンシステム株式会社 Semiconductor integrated circuit
US6194313B1 (en) * 1997-04-30 2001-02-27 Texas Instruments Incorporated Method for reducing recess for the formation of local interconnect and or plug trench fill for etchback process
US5925932A (en) * 1997-12-18 1999-07-20 Advanced Micro Devices, Inc. Borderless vias
US5982035A (en) 1998-06-15 1999-11-09 Advanced Micro Devices, Inc. High integrity borderless vias with protective sidewall spacer
US6239026B1 (en) 1998-09-28 2001-05-29 Conexant Systems, Inc. Nitride etch stop for poisoned unlanded vias
US6162587A (en) * 1998-12-01 2000-12-19 Advanced Micro Devices Thin resist with transition metal hard mask for via etch application
US6127070A (en) * 1998-12-01 2000-10-03 Advanced Micro Devices, Inc. Thin resist with nitride hard mask for via etch application
US6165695A (en) * 1998-12-01 2000-12-26 Advanced Micro Devices, Inc. Thin resist with amorphous silicon hard mask for via etch application
US6046103A (en) * 1999-08-02 2000-04-04 Taiwan Semiconductor Manufacturing Company Borderless contact process for a salicide devices
US6339027B1 (en) * 1999-11-22 2002-01-15 Chartered Semiconductor Manufacturing Ltd. Process for borderless stop in tin via formation
KR100382730B1 (en) * 2000-12-14 2003-05-09 삼성전자주식회사 Metal contact structure in semiconductor device and forming method thereof
US20030001188A1 (en) * 2001-06-27 2003-01-02 Nakagawa Osamu Samuel High-dielectric constant metal-insulator metal capacitor in VLSI multi-level metallization systems
US7188321B2 (en) * 2003-11-06 2007-03-06 International Business Machines Corporation Generation of metal holes by via mutation
KR100876957B1 (en) * 2006-10-20 2009-01-07 삼성전자주식회사 NOR-type non-volatile memory device and method of forming the same
US9685368B2 (en) 2015-06-26 2017-06-20 Taiwan Semiconductor Manufacturing Company, Ltd. Interconnect structure having an etch stop layer over conductive lines

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4523372A (en) * 1984-05-07 1985-06-18 Motorola, Inc. Process for fabricating semiconductor device
US4656732A (en) * 1984-09-26 1987-04-14 Texas Instruments Incorporated Integrated circuit fabrication process
JPS63224240A (en) * 1987-03-12 1988-09-19 Fuji Xerox Co Ltd Semiconductor integrated circuit device
US4948755A (en) * 1987-10-08 1990-08-14 Standard Microsystems Corporation Method of manufacturing self-aligned conformal metallization of semiconductor wafer by selective metal deposition
FR2658951B1 (en) * 1990-02-23 1992-05-07 Bonis Maurice PROCESS FOR MANUFACTURING AN INTEGRATED CIRCUIT FOR A FAST ANALOGUE DIE USING LOCAL SILICIIDE INTERCONNECTION LINES.
JPH04226054A (en) * 1990-03-02 1992-08-14 Toshiba Corp Semiconductor device having multilayered interconnection structure and its manufacture
US5243220A (en) * 1990-03-23 1993-09-07 Kabushiki Kaisha Toshiba Semiconductor device having miniaturized contact electrode and wiring structure
EP0490535B1 (en) * 1990-12-07 1996-08-21 AT&T Corp. Transistor with inverse silicide T-gate structure
US5124280A (en) * 1991-01-31 1992-06-23 Sgs-Thomson Microelectronics, Inc. Local interconnect for integrated circuits
JP2990870B2 (en) * 1991-07-18 1999-12-13 松下電器産業株式会社 Semiconductor integrated circuit device and method of manufacturing the same
US5291066A (en) * 1991-11-14 1994-03-01 General Electric Company Moisture-proof electrical circuit high density interconnect module and method for making same
US5262353A (en) * 1992-02-03 1993-11-16 Motorola, Inc. Process for forming a structure which electrically shields conductors
US5286674A (en) * 1992-03-02 1994-02-15 Motorola, Inc. Method for forming a via structure and semiconductor device having the same
US5321211A (en) * 1992-04-30 1994-06-14 Sgs-Thomson Microelectronics, Inc. Integrated circuit via structure
US5317192A (en) * 1992-05-06 1994-05-31 Sgs-Thomson Microelectronics, Inc. Semiconductor contact via structure having amorphous silicon side walls
JP2861629B2 (en) * 1992-05-27 1999-02-24 日本電気株式会社 Semiconductor device
TW219407B (en) * 1992-06-24 1994-01-21 American Telephone & Telegraph
US5466636A (en) * 1992-09-17 1995-11-14 International Business Machines Corporation Method of forming borderless contacts using a removable mandrel
JPH06104341A (en) * 1992-09-18 1994-04-15 Toshiba Corp Semiconductor integrated circuit and its manufacture
JP2830658B2 (en) * 1992-11-25 1998-12-02 日本電気株式会社 Fine metal wiring forming method
US5545581A (en) * 1994-12-06 1996-08-13 International Business Machines Corporation Plug strap process utilizing selective nitride and oxide etches

Similar Documents

Publication Publication Date Title
US5656543A (en) Fabrication of integrated circuits with borderless vias
US5757077A (en) Integrated circuits with borderless vias
WO1996024164A9 (en) Integrated circuits with borderless vias
KR100253852B1 (en) Semiconductor device and method of manufacturing the same
EP0825646B1 (en) Semiconductor device and method of manufacturing the same
KR100385227B1 (en) Semiconductor device having copper multy later circuit line and method of making the same
US8053899B2 (en) Semiconductor devices including damascene trenches with conductive structures
EP0680085B1 (en) Via formation in polymeric materials
US6124200A (en) Method of fabricating an unlanded via
JP3715502B2 (en) Semiconductor device and manufacturing method thereof
EP0534631B1 (en) Method of forming vias structure obtained
US6365504B1 (en) Self aligned dual damascene method
KR100549787B1 (en) A semiconductor device and method for manufacturing the same
US7256118B2 (en) Semiconductor device using low-K material as interlayer insulating film and its manufacture method
US5858875A (en) Integrated circuits with borderless vias
US6077770A (en) Damascene manufacturing process capable of forming borderless via
US6472308B1 (en) Borderless vias on bottom metal
KR101491150B1 (en) Manufacturing method for semiconductor device
US20070072334A1 (en) Semiconductor fabrication process employing spacer defined vias
KR100342639B1 (en) Method of fabricating a semiconductor structure
US6097094A (en) Semiconductor device having wiring layers and method of fabricating the same
JP4034482B2 (en) Multilayer wiring structure and method of manufacturing semiconductor device
US6229195B1 (en) Semiconductor device with air gaps between interconnections
US7192858B2 (en) Method of forming plug
US5698466A (en) Tungsten tunnel-free process