US9455190B2 - Semiconductor apparatus having TSV and testing method thereof - Google Patents

Semiconductor apparatus having TSV and testing method thereof Download PDF

Info

Publication number
US9455190B2
US9455190B2 US14/822,727 US201514822727A US9455190B2 US 9455190 B2 US9455190 B2 US 9455190B2 US 201514822727 A US201514822727 A US 201514822727A US 9455190 B2 US9455190 B2 US 9455190B2
Authority
US
United States
Prior art keywords
tsv
voltage
failed
conductive layer
test method
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US14/822,727
Other versions
US20150348857A1 (en
Inventor
Hyung Jun CHO
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SK Hynix Inc
Original Assignee
SK Hynix Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from KR1020120096994A external-priority patent/KR101975541B1/en
Application filed by SK Hynix Inc filed Critical SK Hynix Inc
Priority to US14/822,727 priority Critical patent/US9455190B2/en
Assigned to SK Hynix Inc. reassignment SK Hynix Inc. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHO, HYUNG JUN
Publication of US20150348857A1 publication Critical patent/US20150348857A1/en
Application granted granted Critical
Publication of US9455190B2 publication Critical patent/US9455190B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/10—Measuring as part of the manufacturing process
    • H01L22/14—Measuring as part of the manufacturing process for electrical parameters, e.g. resistance, deep-levels, CV, diffusions by electrical means
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
    • H01L22/22—Connection or disconnection of sub-entities or redundant parts of a device in response to a measurement
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
    • H01L22/34—Circuits for electrically characterising or monitoring manufacturing processes, e. g. whole test die, wafers filled with test structures, on-board-devices incorporated on each die, process control monitors or pad structures thereof, devices in scribe line
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/1012—Auxiliary members for bump connectors, e.g. spacers
    • H01L2224/10122—Auxiliary members for bump connectors, e.g. spacers being formed on the semiconductor or solid-state body to be connected
    • H01L2224/10125—Reinforcing structures
    • H01L2224/10126—Bump collar
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13005—Structure
    • H01L2224/13009—Bump connector integrally formed with a via connection of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1301—Shape
    • H01L2224/13016—Shape in side view
    • H01L2224/13018—Shape in side view comprising protrusions or indentations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13075—Plural core members
    • H01L2224/1308—Plural core members being stacked
    • H01L2224/13083—Three-layer arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13111—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13155—Nickel [Ni] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Definitions

  • Various embodiments relate to a semiconductor apparatus, and more particularly, to a semiconductor apparatus having through-silicon vias (TSVs) and a test method thereof.
  • TSVs through-silicon vias
  • the 3D structure may be implemented through stack packaging technology.
  • the stack package technology may be roughly divided into technology for packaging stacked semiconductor chips at a time and technology for stacking individually-packaged semiconductor chips.
  • the semiconductor chips stacked in a vertical direction to a surface of the semiconductor chip are mounted on a substrate for a semiconductor package, while electrically coupled to each other through metallic wires or TSVs.
  • performance may be reduced because electrical signals are exchanged through the metallic wires has long length. Since a large number of wires are used, electrical characteristics for example, a short between neighboring wires, may be degraded. Furthermore, since the semiconductor substrate may require an additional area to prevent the short between the neighboring wires, the entire size of the package may be increased. Since a gap for wire bonding between the semiconductor chips is required, the height of the package may be increased.
  • a stack package using TSVs has a structure which couples semiconductor chips in a vertical direction so as to couple transistors or interconnections formed over a chip to the bottom of the chip.
  • the stack package may reduce a distance between the upper and lower chips to thereby reduce a signal loss, than the stack package having the wire bonding structure.
  • high-speed and low-power communication may be realized between the chips.
  • an off-chip driver may be designed to have low power consumption.
  • the duration of use for mobile electronic products may be increased to secure high marketability.
  • the semiconductor memory device includes a plurality of chips 10 _ 1 , 10 _ 2 , and 10 _ 3 which are physically and electrically stacked using TSVs 20 .
  • Each of the chips has a cell area and a peripheral circuit area for realizing the function of the semiconductor memory device.
  • the chip 10 _ 1 positioned at the lowermost part is a master chip to buffer an external signal applied from an external controller
  • the chips 10 _ 2 to 10 _ n positioned over the master chip 10 - 1 are slave chips which are physically or electrically connected to the master chip 10 - 1 using the TSVs 20 .
  • the TSV 20 is formed through a silicon substrate 30 , that is, each chip 10 - 1 , 10 - 2 , or 10 - 3 .
  • the silicon substrate 30 is a P-type silicon substrate having a low doping concentration or N-type silicon substrate having a low doping concentration.
  • the TSV 20 is made of a conductive material including a metal such as copper (Cu).
  • an insulating material 40 made of thin silicon oxide (SiO 2 ) is formed between the TSV 20 and the silicon substrate 30 .
  • the TSV 20 and the peripheral structure thereof may form a MOS capacitor structure, which includes the TSV 20 made of a conductive material, the insulating material 40 , and the silicon substrate 30 .
  • the TSV 20 is provided to couple the plurality of chips 10 _ 1 , 10 _ 2 , and 10 _ n and is additionally formed in a completed semiconductor memory device.
  • a test should be performed on the TSV.
  • a TSV test is performed after packaging is completed. That is, a TSV has been tested in a state where a plurality of chips are stacked and completely packaged. Then, when a fail is discovered in the tested TSV, the failed TSV is replaced to a redundancy TSV.
  • a necessary number of redundancy TSVs should be prepared according to a TSV fail ratio.
  • the entire stack package should be discarded.
  • the prepared redundancy TSVs become useless.
  • the fabrication cost inevitably increases due to the unnecessary redundancy TSVs.
  • a test method of a semiconductor apparatus includes the steps of: forming a through-silicon via (TSV) in a semiconductor substrate; forming a test conductive layer to surround of a circumference of the TSV, with insulating from the TSV; applying a first voltage to the TSV; applying a second voltage being different from the first voltage to the test conductive layer; determining a fail of the TSV using to a voltage between the first voltage and the second voltage; grinding the semiconductor substrate to expose a rear surface of the TSV; and packaging a resultant of the semiconductor substrate.
  • TSV through-silicon via
  • a test method of a semiconductor apparatus before a wafer is ground may include applying voltages to a bump electrically coupled to a through-silicon via (TSV) which is buried in the wafer and a first conductive layer formed to be electrically connected to a rear surface of the TSV, wherein the first conductive layer is withdrawn into an upper surface of the wafer.
  • the method may include measuring a voltage between the bump and the first conductive layer.
  • the method may include comparing the measured voltage to a preset reference voltage.
  • the method may include determining the TSV as a normal TSV in which no fail occurs, according a comparing result, and grinding the wafer to expose the rear surface of the TSV.
  • FIG. 1 schematically illustrates the structure of a 3D semiconductor memory device in which a plurality of chips are stacked through a TSV;
  • FIG. 2 is a plan view of a region “A” of FIG. 1 ;
  • FIG. 3 is a cross-sectional view of the region “A” of FIG. 1 ;
  • FIG. 4 illustrates a TSV structure according to an embodiment
  • FIG. 5 schematically illustrates a TSV test method according to a first embodiment
  • FIG. 6 is a flowchart illustrating the TSV test method according to the first embodiment
  • FIG. 7 schematically illustrates a TSV test method according to a second embodiment
  • FIG. 8 is a flowchart illustrating the TSV test method according to the second embodiment
  • FIG. 9 schematically illustrates a TSV test method according to a third embodiment.
  • FIG. 10 is a flowchart illustrating the TSV test method according to the third embodiment.
  • a semiconductor apparatus includes a vertical through-silicon via (TSV) 102 formed in a P-type or N-type silicon substrate 100 having a low doping concentration.
  • the TSV 102 may be made of a conductive material, for example a metal such as Cu.
  • a first insulating layer 104 made of a high-k material (k is dielectric constant) may be formed.
  • the TSV 102 and a peripheral structure represented by symbol “B” may form a MOS capacitor structure, which includes the TSV 102 made of a conductive material, the first insulating layer 104 made of an insulating material, and the silicon substrate 100 .
  • a first conductive layer 110 may be formed between the first insulating layer 104 and the silicon substrate 100 .
  • the first conductive layer 110 may be made of a stack layer of Cu and Ti, for example the Cu layer may be formed on the Ti layer.
  • the first conductive layer 110 may be provided as a test layer.
  • the first conductive layer 110 may be configured to be withdrawn to the surface of the semiconductor substrate 100 , to be connected to a voltage terminal, for example a ground terminal.
  • An ohmic contact layer 106 may be formed at the surface of the silicon substrate 100 around the TSV 102 .
  • a second insulating layer 108 may be formed over the ohmic contact layer 106 .
  • the ohmic contact layer 106 may be formed of a doping area and the doping type and concentration of the ohmic contact 106 may be properly adjusted according to the condition of the silicon substrate 100 . For example, when the silicon substrate 100 is a P-type silicon substrate having a low doping concentration, the ohmic contact layer 106 is formed with an N+ well having a high doping concentration. On the other hand, when the silicon substrate 100 is an N-type silicon substrate having a low doping concentration, the ohmic contact layer 106 is formed with a P+ well having a high doping concentration.
  • a second conductive layer 112 may be formed on the TSV 102 , and a bump 114 may be formed on the second conductive layer 112 .
  • the second conductive layer 112 may be made of Ni
  • the bump 114 may be made of SnAu.
  • the bump 114 may be used as an outer connecting member.
  • a grinding line 116 may indicate a grinding position of a rear surface of a wafer, which is set to expose the TSV 102 .
  • a grinding process is performed on the rear surface of the wafer (the silicon substrate: 100 ) to the grinding line 116 so as to expose the TSV 102 .
  • the TSV 102 may include a structure which penetrates the silicon substrate 100 .
  • the wafer (the silicon substrate: 100 ) may be sawed to separate the wafer into individual chips. Two or more chips may be vertically stacked on a package substrate (not shown), using TSVs, the stacked chips are molded, and solder balls are mounted on the bottom surface of the package substrate. Then, the stack package process is completed.
  • a VDD voltage applied through the bump 114 may be supplied to the TSV 102 through the second conductive layer 112 .
  • the first conductive layer 110 may receive a ground voltage (or VSS voltage).
  • the test for the TSV 102 may perform at a wafer level, that is, a non-grinding state. That is, the test for the TSV 102 may be perform before the wafer is ground.
  • the TSV 102 of the present embodiment includes the first conductive layer 110 formed to be exposed outside with connecting to the rear surface of the TSV 102 .
  • the test of the TSV 102 is performed by the first conductive layer 110 without a grinding step.
  • the wafer level refers to the state of a wafer before the wafer is sawed to separate unit chips on the wafer into individual chips. Thus, it is possible to prevent the increase of fabrication cost caused by unnecessary redundancy TSVs.
  • a first voltage for example, a VDD voltage may be applied to the bump 114 positioned over the TSV 102 and a second voltage, for example, a VSS voltage may be applied to the first conductive layer 110 surrounding the TSV 102 at the wafer-level. Then, a voltage between the bump 114 and the first conductive layer 110 may be directly measured by a voltage measuring block 120 , and whether or not a fail occurred in the TSV 102 may be checked according to the measurement result.
  • the VDD voltage may be applied to the bump 114 and the VSS voltage may be applied to the first conductive layer 110 surrounding the TSV 102 , at step S 200 .
  • the voltage between the bump 114 and the first conductive layer 110 may be directly measured by the voltage measuring block 120 , at step S 202 .
  • the measured voltage may be compared to a preset reference voltage, at step S 204 .
  • step S 204 whether or not the measured voltage deviates from the preset reference voltage may be determined at step S 206 .
  • the procedure may proceed to step S 208 to determine the TSV 102 as a normal TSV in which no fail occurs.
  • the procedure may proceed to step S 210 to determine the TSV 102 as a failed TSV.
  • the procedure may proceed to step S 214 to repair the failed TSV using a redundancy TSV.
  • the repaired TSV may be used as a normal TSV at the step S 214 .
  • the procedure may proceed to step S 218 at which the failed TSV is classified as a final failed TSV and then discarded.
  • the first voltage for example, the VDD voltage may be applied to the bump 114 positioned over the TSV 102
  • the second voltage for example, the VSS voltage may be applied to the first conductive layer 110 surrounding the TSV 102 , as above.
  • a sense amplifier 118 may be used to measure the voltage between the bump 114 and the first conductive layer 110 , and whether or not a fail occurred in the TSV 102 is checked according to the measurement result. That is, the sense amplifier 118 may be connected between the bump 114 and the first conductive layer 110 .
  • a voltage measuring block 120 may be connected to the sense amplifier 118 .
  • the VDD voltage may be applied to the bump 114 and the VSS voltage may be applied to the first conductive layer 110 surrounding the TSV 102 , at step S 300 .
  • the voltage between the bump 114 and the first conductive layer 110 is measured by the sense amplifier 118 , at step S 302 .
  • Whether or not the measured voltage falls within an output voltage range VOH/VOL may be determined at step S 304 .
  • the procedure may proceed to step S 306 to determine the TSV 102 as a normal TSV in which no fail occurs.
  • the procedure may proceed to step S 308 to determine the TSV 102 as a failed TSV.
  • Whether or not the failed TSV can be repaired may determine at step S 310 .
  • the procedure may proceed to step S 312 to repair the failed TSV using a redundancy TSV.
  • the procedure may proceed to step S 314 to use the repaired TSV as a normal TSV.
  • the procedure may proceed to step S 316 at which the failed TSV is classified as a final failed TSV and then discarded.
  • the first voltage for example, the VDD voltage is applied to the bump 114 positioned over the TSV 102
  • the second voltage for example, the VSS voltage is applied to the first conductive layer 110 surrounding the TSV 102 , as above.
  • a parasitic capacitor may be generated between the TSV 102 .
  • Capacitance of the MOS capacitor may be measured using the sense amplifier 118 and a capacitor measuring block 125 , and whether or not a fail occurred in the TSV 102 is checked according to the measurement result.
  • the MOS capacitor includes the TSV 102 , the first insulating layer 104 , and the silicon substrate 100 .
  • the VDD voltage may be applied to the bump 114 and the VSS voltage may be applied to the conductive layer 110 positioned under the bump 114 , at step S 400 .
  • the capacitance of the MOS capacitor including the TSV 102 , the first insulating layer 104 , and the silicon substrate 100 may be measured through the sense amplifier 118 and the capacitance measuring block 125 at step S 402 .
  • the measured capacitance may be compared to preset reference capacitance at step 404 .
  • step S 404 whether or not the measured capacitance falls within the preset reference capacitance range may be determined through the sense amplifier 120 at step S 406 .
  • the procedure may proceed to step S 408 to determine the TSV 102 as a normal TSV in which no fail occurs.
  • the procedure may proceed to step S 410 to determine the TSV 102 as a failed TSV.
  • the procedure may proceed to step S 414 to repair the failed TSV using a redundancy TSV.
  • the procedure may proceed to step S 416 to use the repaired TSV as a normal TSV.
  • the procedure may proceed to step S 418 at which the failed TSV is classified as a final failed TSV and then discarded.
  • a fail occurred in a TSV may be tested at the wafer level before packaging, in order to filter a TSV in which a fail such as open/short/leakage/void occurred. Then, as a repair process using a redundancy TSV is performed if necessary, the discard rate of the memory package may be lowered, and the fabrication cost may be reduced.

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)

Abstract

A test method of a semiconductor apparatus before a wafer is ground may include applying voltages to a bump electrically coupled to a through-silicon via (TSV) which is buried in the wafer and a first conductive layer formed to be electrically connected to a rear surface of the TSV, wherein the first conductive layer is withdrawn into an upper surface of the wafer. The method may include measuring a voltage between the bump and the first conductive layer. The method may include comparing the measured voltage to a preset reference voltage. The method may include determining the TSV as a normal TSV in which no fail occurs, according a comparing result, and grinding the wafer to expose the rear surface of the TSV.

Description

CROSS-REFERENCES TO RELATED APPLICATION
This application is a continuation-in-part of application Ser. No. 14/014,523, filed Aug. 30, 2013, titled “SEMICONDUCTOR APPARATUS HAVING TSV AND TESTING METHOD THEREOF”.
BACKGROUND
1. Technical Field
Various embodiments relate to a semiconductor apparatus, and more particularly, to a semiconductor apparatus having through-silicon vias (TSVs) and a test method thereof.
2. Related Art
With the development of semiconductor memory technology, high integration and high performance have been required for packaging technology for a semiconductor integrated circuit apparatus. Thus, in order to replace a two-dimensional (2D) structure in which semiconductor chips having an integrated circuit implemented therein are two-dimensionally arranged over a printed circuit board (PCB) through a wire or bump, a variety of three-dimensional (3D) structures have been developed in which a plurality of semiconductor chips are vertically stacked.
The 3D structure may be implemented through stack packaging technology. The stack package technology may be roughly divided into technology for packaging stacked semiconductor chips at a time and technology for stacking individually-packaged semiconductor chips.
The semiconductor chips stacked in a vertical direction to a surface of the semiconductor chip are mounted on a substrate for a semiconductor package, while electrically coupled to each other through metallic wires or TSVs.
When metallic wires are used in a stack package, performance may be reduced because electrical signals are exchanged through the metallic wires has long length. Since a large number of wires are used, electrical characteristics for example, a short between neighboring wires, may be degraded. Furthermore, since the semiconductor substrate may require an additional area to prevent the short between the neighboring wires, the entire size of the package may be increased. Since a gap for wire bonding between the semiconductor chips is required, the height of the package may be increased.
On the other hand, a stack package using TSVs has a structure which couples semiconductor chips in a vertical direction so as to couple transistors or interconnections formed over a chip to the bottom of the chip. The stack package may reduce a distance between the upper and lower chips to thereby reduce a signal loss, than the stack package having the wire bonding structure. Thus, high-speed and low-power communication may be realized between the chips. In particular, when the TSV is electrically applied as a power line, an off-chip driver may be designed to have low power consumption. Thus, the duration of use for mobile electronic products may be increased to secure high marketability.
Referring to FIG. 1, the semiconductor memory device includes a plurality of chips 10_1, 10_2, and 10_3 which are physically and electrically stacked using TSVs 20. Each of the chips has a cell area and a peripheral circuit area for realizing the function of the semiconductor memory device.
Among the plurality of chips, the chip 10_1 positioned at the lowermost part is a master chip to buffer an external signal applied from an external controller, and the chips 10_2 to 10_n positioned over the master chip 10-1 are slave chips which are physically or electrically connected to the master chip 10-1 using the TSVs 20.
Referring to FIGS. 2 and 3, the TSV 20 is formed through a silicon substrate 30, that is, each chip 10-1, 10-2, or 10-3. The silicon substrate 30 is a P-type silicon substrate having a low doping concentration or N-type silicon substrate having a low doping concentration. The TSV 20 is made of a conductive material including a metal such as copper (Cu). Furthermore, an insulating material 40 made of thin silicon oxide (SiO2) is formed between the TSV 20 and the silicon substrate 30.
Thus, the TSV 20 and the peripheral structure thereof may form a MOS capacitor structure, which includes the TSV 20 made of a conductive material, the insulating material 40, and the silicon substrate 30.
As such, the TSV 20 is provided to couple the plurality of chips 10_1, 10_2, and 10_n and is additionally formed in a completed semiconductor memory device. Thus, in order for the semiconductor memory device to perform an accurate operation and in order to develop the packaging technology for 3D structures, a test should be performed on the TSV.
However, a TSV test is performed after packaging is completed. That is, a TSV has been tested in a state where a plurality of chips are stacked and completely packaged. Then, when a fail is discovered in the tested TSV, the failed TSV is replaced to a redundancy TSV.
Therefore, a necessary number of redundancy TSVs should be prepared according to a TSV fail ratio. When fails of the TSV are larger than the prepared redundancy TSVs, the entire stack package should be discarded. Furthermore, when a fail is not discovered in the TSV, the prepared redundancy TSVs become useless. Thus, the fabrication cost inevitably increases due to the unnecessary redundancy TSVs.
SUMMARY
In an embodiment, a test method of a semiconductor apparatus includes the steps of: forming a through-silicon via (TSV) in a semiconductor substrate; forming a test conductive layer to surround of a circumference of the TSV, with insulating from the TSV; applying a first voltage to the TSV; applying a second voltage being different from the first voltage to the test conductive layer; determining a fail of the TSV using to a voltage between the first voltage and the second voltage; grinding the semiconductor substrate to expose a rear surface of the TSV; and packaging a resultant of the semiconductor substrate.
In an embodiment, a test method of a semiconductor apparatus before a wafer is ground may include applying voltages to a bump electrically coupled to a through-silicon via (TSV) which is buried in the wafer and a first conductive layer formed to be electrically connected to a rear surface of the TSV, wherein the first conductive layer is withdrawn into an upper surface of the wafer. The method may include measuring a voltage between the bump and the first conductive layer. The method may include comparing the measured voltage to a preset reference voltage. The method may include determining the TSV as a normal TSV in which no fail occurs, according a comparing result, and grinding the wafer to expose the rear surface of the TSV.
BRIEF DESCRIPTION OF THE DRAWINGS
Features, aspects, and embodiments are described in conjunction with the attached drawings, in which:
FIG. 1 schematically illustrates the structure of a 3D semiconductor memory device in which a plurality of chips are stacked through a TSV;
FIG. 2 is a plan view of a region “A” of FIG. 1;
FIG. 3 is a cross-sectional view of the region “A” of FIG. 1;
FIG. 4 illustrates a TSV structure according to an embodiment;
FIG. 5 schematically illustrates a TSV test method according to a first embodiment;
FIG. 6 is a flowchart illustrating the TSV test method according to the first embodiment;
FIG. 7 schematically illustrates a TSV test method according to a second embodiment;
FIG. 8 is a flowchart illustrating the TSV test method according to the second embodiment;
FIG. 9 schematically illustrates a TSV test method according to a third embodiment; and
FIG. 10 is a flowchart illustrating the TSV test method according to the third embodiment.
 DETAILED DESCRIPTION
Hereinafter, a semiconductor apparatus having TSVs and a test method thereof according to the present invention will be described below with reference to the accompanying drawings through exemplary embodiments.
Referring to FIG. 4, a semiconductor apparatus includes a vertical through-silicon via (TSV) 102 formed in a P-type or N-type silicon substrate 100 having a low doping concentration. The TSV 102 may be made of a conductive material, for example a metal such as Cu.
Between the TSV 102 and the silicon substrate 100, a first insulating layer 104 made of a high-k material (k is dielectric constant) may be formed. Thus, the TSV 102 and a peripheral structure represented by symbol “B” may form a MOS capacitor structure, which includes the TSV 102 made of a conductive material, the first insulating layer 104 made of an insulating material, and the silicon substrate 100.
Between the first insulating layer 104 and the silicon substrate 100, a first conductive layer 110 may be formed. The first conductive layer 110 may be made of a stack layer of Cu and Ti, for example the Cu layer may be formed on the Ti layer. The first conductive layer 110 may be provided as a test layer. The first conductive layer 110 may be configured to be withdrawn to the surface of the semiconductor substrate 100, to be connected to a voltage terminal, for example a ground terminal.
An ohmic contact layer 106 may be formed at the surface of the silicon substrate 100 around the TSV 102. A second insulating layer 108 may be formed over the ohmic contact layer 106. The ohmic contact layer 106 may be formed of a doping area and the doping type and concentration of the ohmic contact 106 may be properly adjusted according to the condition of the silicon substrate 100. For example, when the silicon substrate 100 is a P-type silicon substrate having a low doping concentration, the ohmic contact layer 106 is formed with an N+ well having a high doping concentration. On the other hand, when the silicon substrate 100 is an N-type silicon substrate having a low doping concentration, the ohmic contact layer 106 is formed with a P+ well having a high doping concentration.
A second conductive layer 112 may be formed on the TSV 102, and a bump 114 may be formed on the second conductive layer 112. For example, the second conductive layer 112 may be made of Ni, and the bump 114 may be made of SnAu. The bump 114 may be used as an outer connecting member.
Furthermore, a grinding line 116 may indicate a grinding position of a rear surface of a wafer, which is set to expose the TSV 102. Thus, after the TSV 102 corresponding to a final unit structure is formed in the silicon substrate 100, a grinding process is performed on the rear surface of the wafer (the silicon substrate: 100) to the grinding line 116 so as to expose the TSV 102. That is, the TSV 102 may include a structure which penetrates the silicon substrate 100. Then, the wafer (the silicon substrate: 100) may be sawed to separate the wafer into individual chips. Two or more chips may be vertically stacked on a package substrate (not shown), using TSVs, the stacked chips are molded, and solder balls are mounted on the bottom surface of the package substrate. Then, the stack package process is completed.
For example, a VDD voltage applied through the bump 114 may be supplied to the TSV 102 through the second conductive layer 112. The first conductive layer 110 may receive a ground voltage (or VSS voltage).
In this embodiment, the test for the TSV 102 may perform at a wafer level, that is, a non-grinding state. That is, the test for the TSV 102 may be perform before the wafer is ground.
Generally, a rear surface of a general TSV at the non-grinding state is covered by the wafer. Thus, it is impossible to test for a general TSV of the non-grinding state. However, the TSV 102 of the present embodiment includes the first conductive layer 110 formed to be exposed outside with connecting to the rear surface of the TSV 102. The test of the TSV 102 is performed by the first conductive layer 110 without a grinding step. The wafer level refers to the state of a wafer before the wafer is sawed to separate unit chips on the wafer into individual chips. Thus, it is possible to prevent the increase of fabrication cost caused by unnecessary redundancy TSVs.
Now, the TSV test method according to the embodiment of the present invention will be described in more detail.
Referring to FIG. 5, a first voltage, for example, a VDD voltage may be applied to the bump 114 positioned over the TSV 102 and a second voltage, for example, a VSS voltage may be applied to the first conductive layer 110 surrounding the TSV 102 at the wafer-level. Then, a voltage between the bump 114 and the first conductive layer 110 may be directly measured by a voltage measuring block 120, and whether or not a fail occurred in the TSV 102 may be checked according to the measurement result.
Referring to FIG. 6, the VDD voltage may be applied to the bump 114 and the VSS voltage may be applied to the first conductive layer 110 surrounding the TSV 102, at step S200.
The voltage between the bump 114 and the first conductive layer 110 may be directly measured by the voltage measuring block 120, at step S202.
The measured voltage may be compared to a preset reference voltage, at step S204.
According to the comparison result of the step S204, whether or not the measured voltage deviates from the preset reference voltage may be determined at step S206.
As the determination result, when the measured voltage does not deviate from the preset reference voltage, the procedure may proceed to step S208 to determine the TSV 102 as a normal TSV in which no fail occurs.
On the other hand, when the measured voltage deviates from the preset reference voltage, the procedure may proceed to step S210 to determine the TSV 102 as a failed TSV.
Then, whether or not the failed TSV can be repaired may be determined at step S212.
As the determination result, when the failed TSV can be repaired, the procedure may proceed to step S214 to repair the failed TSV using a redundancy TSV.
Then, the repaired TSV may be used as a normal TSV at the step S214.
When it is determined at the step S212 that the failed TSV cannot be repaired, the procedure may proceed to step S218 at which the failed TSV is classified as a final failed TSV and then discarded.
Referring to FIG. 7, the first voltage, for example, the VDD voltage may be applied to the bump 114 positioned over the TSV 102, and the second voltage, for example, the VSS voltage may be applied to the first conductive layer 110 surrounding the TSV 102, as above. Then, a sense amplifier 118 may be used to measure the voltage between the bump 114 and the first conductive layer 110, and whether or not a fail occurred in the TSV 102 is checked according to the measurement result. That is, the sense amplifier 118 may be connected between the bump 114 and the first conductive layer 110. A voltage measuring block 120 may be connected to the sense amplifier 118.
Referring to FIG. 8, the VDD voltage may be applied to the bump 114 and the VSS voltage may be applied to the first conductive layer 110 surrounding the TSV 102, at step S300.
The voltage between the bump 114 and the first conductive layer 110 is measured by the sense amplifier 118, at step S302.
Whether or not the measured voltage falls within an output voltage range VOH/VOL may be determined at step S304.
As the determination result of the step S304, when the measured voltage falls within the output voltage range, the procedure may proceed to step S306 to determine the TSV 102 as a normal TSV in which no fail occurs.
On the other hand, when the measured voltage deviates from the output voltage range, the procedure may proceed to step S308 to determine the TSV 102 as a failed TSV.
Whether or not the failed TSV can be repaired may determine at step S310.
As the determination result, when the failed TSV can be repaired, the procedure may proceed to step S312 to repair the failed TSV using a redundancy TSV.
Then, the procedure may proceed to step S314 to use the repaired TSV as a normal TSV.
On the other hand, when the failed TSV cannot be repaired, the procedure may proceed to step S316 at which the failed TSV is classified as a final failed TSV and then discarded.
Referring to FIG. 9, the first voltage, for example, the VDD voltage is applied to the bump 114 positioned over the TSV 102, and the second voltage, for example, the VSS voltage is applied to the first conductive layer 110 surrounding the TSV 102, as above. Then, a parasitic capacitor may be generated between the TSV 102. Capacitance of the MOS capacitor may be measured using the sense amplifier 118 and a capacitor measuring block 125, and whether or not a fail occurred in the TSV 102 is checked according to the measurement result. The MOS capacitor includes the TSV 102, the first insulating layer 104, and the silicon substrate 100.
Referring to FIG. 10, the VDD voltage may be applied to the bump 114 and the VSS voltage may be applied to the conductive layer 110 positioned under the bump 114, at step S400.
The capacitance of the MOS capacitor including the TSV 102, the first insulating layer 104, and the silicon substrate 100 may be measured through the sense amplifier 118 and the capacitance measuring block 125 at step S402.
The measured capacitance may be compared to preset reference capacitance at step 404.
According to the comparison result of the step S404, whether or not the measured capacitance falls within the preset reference capacitance range may be determined through the sense amplifier 120 at step S406.
As the determination result, when the measured capacitance falls within the preset reference capacitance range, the procedure may proceed to step S408 to determine the TSV 102 as a normal TSV in which no fail occurs.
On the other hand, when the measured capacitance does not fall within the preset reference capacitance range, the procedure may proceed to step S410 to determine the TSV 102 as a failed TSV.
Then, whether or not the failed TSV can be repaired may be determined at step S412.
As the determination result, when the failed TSV can be repaired, the procedure may proceed to step S414 to repair the failed TSV using a redundancy TSV.
Then, the procedure may proceed to step S416 to use the repaired TSV as a normal TSV.
On the other hand, when the failed TSV cannot be repaired, the procedure may proceed to step S418 at which the failed TSV is classified as a final failed TSV and then discarded.
According to the conventional test method, whether or not a fail occurred in a TSV is tested after packaging is completed. Therefore, when the number of redundancy TSVs for repairing failed TSVs is smaller than needed, the entire memory should be discarded, and a larger number of redundancy TSVs than needed should be provided to repair the failed TSVs. Thus, the entire fabrication cost inevitably increases.
According to the embodiments of the present invention, however, whether or not a fail occurred in a TSV may be tested at the wafer level before packaging, in order to filter a TSV in which a fail such as open/short/leakage/void occurred. Then, as a repair process using a redundancy TSV is performed if necessary, the discard rate of the memory package may be lowered, and the fabrication cost may be reduced.
While certain embodiments have been described above, it will be understood to those skilled in the art that the embodiments described are by way of example only. Accordingly, the semiconductor apparatus described herein should not be limited based on the described embodiments. Rather, the semiconductor apparatus described herein should only be limited in light of the claims that follow when taken in conjunction with the above description and accompanying drawings.

Claims (9)

What is claimed is:
1. A test method of a semiconductor apparatus before a wafer is ground, comprising the steps of:
applying voltages to a bump electrically coupled to a through-silicon via (TSV) which is buried in the wafer and a first conductive layer formed to be electrically connected to a rear surface of the TSV, wherein the first conductive layer is withdrawn into an upper surface of the wafer;
measuring a voltage between the bump and the first conductive layer;
comparing the measured voltage to a preset reference voltage;
determining the TSV as a normal TSV in which no fail occurs, according a comparing result; and
grinding the wafer to expose the rear surface of the TSV.
2. The test method according to claim 1, wherein a VDD voltage is applied to the bump, and a VSS voltage is applied to the conductive layer.
3. The test method according to claim 1, further comprising the steps of:
determining whether or not the failed TSV can be repaired;
repairing the failed TSV using a redundancy TSV when the failed TSV can be repaired; and
classifying the failed TSV as a final failed TSV and discarding the failed TSV, when the failed TSV cannot be repaired.
4. The test method according to claim 1, wherein the voltage between the bump and the conductive layer is measured by a voltage measuring block.
5. The test method according to claim 1, wherein the voltage between the bump and the conductive layer is measured by a sense amplifier.
6. The test method according to claim 1, wherein the voltage between the bump and the conductive layer is measured by a capacitance measuring block.
7. The test method according to claim 1, further comprising the step of forming a package structure after determining the TSV as a normal TSV in which no fail occurs.
8. A test method of a semiconductor apparatus, comprising the steps of:
forming a through-silicon via (TSV) in a semiconductor substrate;
forming a test conductive layer to surround of a circumference of the TSV, with insulating from the TSV;
applying a first voltage to the TSV;
applying a second voltage being different from the first voltage to the test conductive layer;
determining a fail of the TSV using to a voltage between the first voltage and the second voltage;
grinding the semiconductor substrate to expose a rear surface of the TSV; and
packaging a resultant of the semiconductor substrate.
9. The test method according to claim 8, further comprising the steps of:
determining whether or not the failed TSV can be repaired;
repairing the failed TSV using a redundancy TSV when the failed TSV can be repaired; and
classifying the failed TSV as a final failed TSV and discarding the failed TSV, when the failed TSV cannot be repaired.
US14/822,727 2012-09-03 2015-08-10 Semiconductor apparatus having TSV and testing method thereof Active US9455190B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/822,727 US9455190B2 (en) 2012-09-03 2015-08-10 Semiconductor apparatus having TSV and testing method thereof

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
KR10-2012-0096994 2012-09-03
KR1020120096994A KR101975541B1 (en) 2012-09-03 2012-09-03 TSV structure of semiconductor memory device and testing method thereof
US14/014,523 US20140065729A1 (en) 2012-09-03 2013-08-30 Semiconductor apparatus having tsv and testing method thereof
US14/822,727 US9455190B2 (en) 2012-09-03 2015-08-10 Semiconductor apparatus having TSV and testing method thereof

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US14/014,523 Continuation-In-Part US20140065729A1 (en) 2012-09-03 2013-08-30 Semiconductor apparatus having tsv and testing method thereof

Publications (2)

Publication Number Publication Date
US20150348857A1 US20150348857A1 (en) 2015-12-03
US9455190B2 true US9455190B2 (en) 2016-09-27

Family

ID=54702651

Family Applications (1)

Application Number Title Priority Date Filing Date
US14/822,727 Active US9455190B2 (en) 2012-09-03 2015-08-10 Semiconductor apparatus having TSV and testing method thereof

Country Status (1)

Country Link
US (1) US9455190B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107564829A (en) * 2017-08-24 2018-01-09 北京智芯微电子科技有限公司 The method that internal signal for TSV encapsulation chips measures
US20210239751A1 (en) * 2018-11-09 2021-08-05 Changxin Memory Technologies, Inc. Through-silicon via detecting circuit, detecting methods and integrated circuit thereof

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120018723A1 (en) * 2010-07-20 2012-01-26 Keng-Li Su Structure and method for testing through-silicon via (tsv)
US20120025846A1 (en) * 2010-07-30 2012-02-02 Imec On-chip testing using time-to-digital conversion
US20130342231A1 (en) * 2012-06-21 2013-12-26 Michael Alfano Semiconductor substrate with onboard test structure
US8907494B2 (en) * 2013-03-14 2014-12-09 International Business Machines Corporation Electrical leakage reduction in stacked integrated circuits having through-silicon-via (TSV) structures
US20140367684A1 (en) * 2013-06-12 2014-12-18 International Business Machines Corporation Methods for testing integrated circuits of wafer and testing structures for integrated circuits
US9111895B2 (en) * 2010-02-16 2015-08-18 Stmicroelectonics S.R.L. System and method for electrical testing of through silicon vias (TSVs)

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9111895B2 (en) * 2010-02-16 2015-08-18 Stmicroelectonics S.R.L. System and method for electrical testing of through silicon vias (TSVs)
US20120018723A1 (en) * 2010-07-20 2012-01-26 Keng-Li Su Structure and method for testing through-silicon via (tsv)
US20120025846A1 (en) * 2010-07-30 2012-02-02 Imec On-chip testing using time-to-digital conversion
US20130342231A1 (en) * 2012-06-21 2013-12-26 Michael Alfano Semiconductor substrate with onboard test structure
US8907494B2 (en) * 2013-03-14 2014-12-09 International Business Machines Corporation Electrical leakage reduction in stacked integrated circuits having through-silicon-via (TSV) structures
US20140367684A1 (en) * 2013-06-12 2014-12-18 International Business Machines Corporation Methods for testing integrated circuits of wafer and testing structures for integrated circuits

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107564829A (en) * 2017-08-24 2018-01-09 北京智芯微电子科技有限公司 The method that internal signal for TSV encapsulation chips measures
CN107564829B (en) * 2017-08-24 2020-09-04 北京智芯微电子科技有限公司 Method for measuring internal signal of TSV (through silicon via) packaged chip
US20210239751A1 (en) * 2018-11-09 2021-08-05 Changxin Memory Technologies, Inc. Through-silicon via detecting circuit, detecting methods and integrated circuit thereof
US11614481B2 (en) * 2018-11-09 2023-03-28 Changxin Memory Technologies, Inc. Through-silicon via detecting circuit, detecting methods and integrated circuit thereof

Also Published As

Publication number Publication date
US20150348857A1 (en) 2015-12-03

Similar Documents

Publication Publication Date Title
US20140065729A1 (en) Semiconductor apparatus having tsv and testing method thereof
US10797001B2 (en) Three-dimensional integrated circuit structures
US8471577B2 (en) Lateral coupling enabled topside only dual-side testing of TSV die attached to package substrate
US10685907B2 (en) Semiconductor structure with through silicon via and method for fabricating and testing the same
US8664540B2 (en) Interposer testing using dummy connections
US8835194B2 (en) Leakage measurement of through silicon vias
US9267986B2 (en) Three-dimensional integrated circuit and testing method for the same
ITTO20100109A1 (en) SYSTEM AND METHOD TO PERFORM THE ELECTRIC TEST OF THROUGH THE SILICON (TSV - THROUGH SILICON VIAS)
US20220359456A1 (en) Semiconductor structure and methods for bonding tested wafers and testing pre-bonded wafers
US8729684B2 (en) Interposer chip, multi-chip package including the interposer chip, and method of manufacturing the same
US9153507B2 (en) Semiconductor package with improved testability
US9678142B2 (en) Two-step interconnect testing of semiconductor dies
JP2005268611A (en) Method for manufacturing semiconductor apparatus
US9460975B2 (en) DFT structure for TSVs in 3D ICs while maintaining functional purpose
Gao et al. Low temperature hybrid bonding for die to wafer stacking applications
US9293381B2 (en) Stack type semiconductor device and method of fabricating and testing the same
US9455190B2 (en) Semiconductor apparatus having TSV and testing method thereof
Agarwal et al. TSV integration on 20nm logic Si: 3D assembly and reliability results
US9299624B2 (en) Stacked semiconductor structure and manufacturing method for the same
US20230298970A1 (en) Semiconductor package structure and method for forming the same
TW201444007A (en) Semiconductor structure and method for testing the same
US20140332952A1 (en) Semiconductor structure and method for testing the same
CN116092960A (en) Wafer testing method, storage medium, computer program product and device
CN103681548A (en) Semiconductor device
CN117790471A (en) Semiconductor device and semiconductor package including the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: SK HYNIX INC., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHO, HYUNG JUN;REEL/FRAME:036325/0108

Effective date: 20150706

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8