US7675332B1 - Fractional delay-locked loops - Google Patents
Fractional delay-locked loops Download PDFInfo
- Publication number
- US7675332B1 US7675332B1 US11/669,845 US66984507A US7675332B1 US 7675332 B1 US7675332 B1 US 7675332B1 US 66984507 A US66984507 A US 66984507A US 7675332 B1 US7675332 B1 US 7675332B1
- Authority
- US
- United States
- Prior art keywords
- delay
- signal
- periodic
- input
- delay circuits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/0805—Details of the phase-locked loop the loop being adapted to provide an additional control signal for use outside the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
- H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
- H03L7/0816—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter and the frequency- or phase-detection arrangement being connected to a common input
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
- H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
- H03L7/1976—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division using a phase accumulator for controlling the counter or frequency divider
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/22—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using more than one loop
- H03L7/23—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using more than one loop with pulse counters or frequency dividers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/22—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using more than one loop
- H03L7/23—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using more than one loop with pulse counters or frequency dividers
- H03L7/235—Nested phase locked loops
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
Abstract
Description
t X=5t F −T REF (2)
N 1 ×T OUT =N 2 ×T REF (6)
remain unchanged.
F OUT =Fref(M(1+A)) (7)
Claims (30)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/669,845 US7675332B1 (en) | 2007-01-31 | 2007-01-31 | Fractional delay-locked loops |
US12/701,346 US7940098B1 (en) | 2007-01-31 | 2010-02-05 | Fractional delay-locked loops |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/669,845 US7675332B1 (en) | 2007-01-31 | 2007-01-31 | Fractional delay-locked loops |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/701,346 Division US7940098B1 (en) | 2007-01-31 | 2010-02-05 | Fractional delay-locked loops |
Publications (1)
Publication Number | Publication Date |
---|---|
US7675332B1 true US7675332B1 (en) | 2010-03-09 |
Family
ID=41785012
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/669,845 Active 2027-11-17 US7675332B1 (en) | 2007-01-31 | 2007-01-31 | Fractional delay-locked loops |
US12/701,346 Active US7940098B1 (en) | 2007-01-31 | 2010-02-05 | Fractional delay-locked loops |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/701,346 Active US7940098B1 (en) | 2007-01-31 | 2010-02-05 | Fractional delay-locked loops |
Country Status (1)
Country | Link |
---|---|
US (2) | US7675332B1 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090168942A1 (en) * | 2007-12-26 | 2009-07-02 | Samsung Electronics Co., Ltd. | Apparatus and method for frequency synthesis using delay locked loop |
US20120200328A1 (en) * | 2011-02-04 | 2012-08-09 | Chih-Wei Yao | Reference Clock Compensation for Fractional-N Phase Lock Loops (PLLs) |
TWI472163B (en) * | 2012-08-20 | 2015-02-01 | Nanya Technology Corp | Phase-locked loop and method for clock delay adjustment |
US9118311B1 (en) * | 2014-03-06 | 2015-08-25 | Freescale Semiconductor, Inc. | Methods and apparatus for generating a modulated waveform |
CN109247033A (en) * | 2016-03-14 | 2019-01-18 | 通用电气能源能量变换技术有限公司 | Solar energy inverter with the connection of four line grid sides |
US11239846B1 (en) * | 2021-06-01 | 2022-02-01 | SambaNova Systems, Inc. | Variable-length clock stretcher with correction for glitches due to phase detector offset |
EP4293907A1 (en) * | 2022-06-16 | 2023-12-20 | STMicroelectronics S.r.l. | Clock generator circuit, corresponding device and method |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI614995B (en) * | 2011-05-20 | 2018-02-11 | 半導體能源研究所股份有限公司 | Phase locked loop and semiconductor device using the same |
US8909065B2 (en) | 2011-07-15 | 2014-12-09 | Intel Mobile Communications GmbH | Adjustable delayer, method for delaying an input signal and polar transmitter |
FR2991116B1 (en) * | 2012-05-25 | 2014-05-16 | Schneider Electric Ind Sas | SECURED DETECTION SYSTEM INCORPORATING DIAGNOSTIC FUNCTIONS |
KR20140113216A (en) | 2013-03-15 | 2014-09-24 | 삼성전자주식회사 | Digital phase-locked loop using phase-to-digital converter, method thereof, and devices having the same |
US9564880B2 (en) | 2014-12-23 | 2017-02-07 | Motorola Solutions, Inc. | Systems and methods for generating injection-locked, frequency-multiplied output signals |
US11323131B2 (en) * | 2019-11-06 | 2022-05-03 | Stmicroelectronics International N.V. | Delay-based spread spectrum clock generator circuit |
Citations (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5052031A (en) | 1990-08-14 | 1991-09-24 | At&T Bell Laboratories | Phase locked loop including non-integer multiple frequency reference signal |
US5463337A (en) * | 1993-11-30 | 1995-10-31 | At&T Corp. | Delay locked loop based clock synthesizer using a dynamically adjustable number of delay elements therein |
US5883534A (en) * | 1996-05-31 | 1999-03-16 | Mitsubishi Denki Kabushiki Kaisha | Waveform shaping device and clock supply apparatus |
US5970110A (en) | 1998-01-09 | 1999-10-19 | Neomagic Corp. | Precise, low-jitter fractional divider using counter of rotating clock phases |
US6005420A (en) * | 1996-04-01 | 1999-12-21 | Kabushiki Kaisha Toshiba | Frequency multiplying circuit having a greater multiplying ratio |
US6087864A (en) * | 1996-11-11 | 2000-07-11 | Kabushiki Kaisha Toshiba | Digital frequency multiplier circuit including delay circuit |
US6147525A (en) * | 1997-11-26 | 2000-11-14 | Kabushiki Kaisha Toshiba | Frequency multiplier circuit operable with an external reference clock signal having a frequency in a wide range |
US20020057118A1 (en) * | 2000-11-13 | 2002-05-16 | Benjamim Tang | Apparatus and method for counting high-speed early/late pulses from a high speed phase detector using a pulse accumulator |
US6680634B1 (en) * | 2002-12-03 | 2004-01-20 | Nokia Corporation | Self calibrating digital delay-locked loop |
US6686805B2 (en) | 2001-05-25 | 2004-02-03 | Infineon Technologies Ag | Ultra low jitter clock generation device and method for storage drive and radio frequency systems |
US6707330B2 (en) * | 2001-12-21 | 2004-03-16 | Renesas Technology Corp. | Semiconductor device having internal circuit operating in synchronization with internal clock signal |
US6784707B2 (en) * | 2002-07-10 | 2004-08-31 | The Board Of Trustees Of The University Of Illinois | Delay locked loop clock generator |
US20040257124A1 (en) * | 2003-06-23 | 2004-12-23 | Renesas Technology Corp. | Spread spectrum clock generator capable of frequency modulation with high accuracy |
US6956407B2 (en) | 2003-11-04 | 2005-10-18 | Altera Corporation | Pre-emphasis circuitry and methods |
US6970020B1 (en) | 2003-12-17 | 2005-11-29 | Altera Corporation | Half-rate linear quardrature phase detector for clock recovery |
US7061334B1 (en) | 2004-06-03 | 2006-06-13 | Altera Corporation | Apparatus and methods for wide tuning-range ring oscillators |
US20060133559A1 (en) | 2004-12-22 | 2006-06-22 | Glass Kevin W | Programmable fractional N phase locked loop architecture and method |
US7084682B2 (en) | 2003-10-31 | 2006-08-01 | Samsung Electronics, Co., Ltd. | Delay-locked loop circuit and method thereof for generating a clock signal |
US7102403B2 (en) * | 2005-02-03 | 2006-09-05 | Mediatek Incorporation | Clock recovering circuit utilizing a delay locked loop for generating an output clock locked to an analog input signal and related method thereof |
US7109766B2 (en) | 2004-04-22 | 2006-09-19 | Motorola, Inc. | Adjustable frequency delay-locked loop |
US7154978B2 (en) * | 2001-11-02 | 2006-12-26 | Motorola, Inc. | Cascaded delay locked loop circuit |
US7197102B2 (en) * | 2002-06-07 | 2007-03-27 | International Business Machines Corporation | Method and apparatus for clock-and-data recovery using a secondary delay-locked loop |
US7254208B2 (en) * | 2003-05-20 | 2007-08-07 | Motorola, Inc. | Delay line based multiple frequency generator circuits for CDMA processing |
US7292079B2 (en) * | 2005-08-02 | 2007-11-06 | Industrial Technology Research Institute | DLL-based programmable clock generator using a threshold-trigger delay element circuit and a circular edge combiner |
US7295053B2 (en) * | 2006-02-01 | 2007-11-13 | Wolfson Microelectronics Plc | Delay-locked loop circuits |
US7436265B2 (en) * | 2006-03-17 | 2008-10-14 | Gct Semiconductor, Inc. | Clock generator and clock generating method using delay locked loop |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3141760B2 (en) * | 1995-12-06 | 2001-03-05 | ヤマハ株式会社 | Digital PLL circuit |
US6606004B2 (en) | 2000-04-20 | 2003-08-12 | Texas Instruments Incorporated | System and method for time dithering a digitally-controlled oscillator tuning input |
GB2363009B (en) | 2000-05-31 | 2004-05-05 | Mitel Corp | Reduced jitter phase lock loop using a technique multi-stage digital delay line |
EP1525662B1 (en) * | 2002-06-27 | 2011-05-18 | BridgeCo, Inc. | Digitally-controlled oscillator |
CN1802791B (en) | 2003-06-11 | 2010-11-17 | 皇家飞利浦电子股份有限公司 | High resolution PWM generator or digitally controlled oscillator |
US7205924B2 (en) * | 2004-11-18 | 2007-04-17 | Texas Instruments Incorporated | Circuit for high-resolution phase detection in a digital RF processor |
EP1875610B1 (en) * | 2005-04-18 | 2011-03-30 | Nxp B.V. | Circuit arrangement, in particular phase-locked loop, as well as corresponding method |
US7715515B2 (en) * | 2006-10-19 | 2010-05-11 | Telefonaktiebolaget Lm Ericsson (Publ) | Method and apparatus for reducing non-montonic regions in a digitally controlled oscillator |
-
2007
- 2007-01-31 US US11/669,845 patent/US7675332B1/en active Active
-
2010
- 2010-02-05 US US12/701,346 patent/US7940098B1/en active Active
Patent Citations (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5052031A (en) | 1990-08-14 | 1991-09-24 | At&T Bell Laboratories | Phase locked loop including non-integer multiple frequency reference signal |
US5463337A (en) * | 1993-11-30 | 1995-10-31 | At&T Corp. | Delay locked loop based clock synthesizer using a dynamically adjustable number of delay elements therein |
US6005420A (en) * | 1996-04-01 | 1999-12-21 | Kabushiki Kaisha Toshiba | Frequency multiplying circuit having a greater multiplying ratio |
US5883534A (en) * | 1996-05-31 | 1999-03-16 | Mitsubishi Denki Kabushiki Kaisha | Waveform shaping device and clock supply apparatus |
US6087864A (en) * | 1996-11-11 | 2000-07-11 | Kabushiki Kaisha Toshiba | Digital frequency multiplier circuit including delay circuit |
US6147525A (en) * | 1997-11-26 | 2000-11-14 | Kabushiki Kaisha Toshiba | Frequency multiplier circuit operable with an external reference clock signal having a frequency in a wide range |
US5970110A (en) | 1998-01-09 | 1999-10-19 | Neomagic Corp. | Precise, low-jitter fractional divider using counter of rotating clock phases |
US20020057118A1 (en) * | 2000-11-13 | 2002-05-16 | Benjamim Tang | Apparatus and method for counting high-speed early/late pulses from a high speed phase detector using a pulse accumulator |
US6686805B2 (en) | 2001-05-25 | 2004-02-03 | Infineon Technologies Ag | Ultra low jitter clock generation device and method for storage drive and radio frequency systems |
US7154978B2 (en) * | 2001-11-02 | 2006-12-26 | Motorola, Inc. | Cascaded delay locked loop circuit |
US6707330B2 (en) * | 2001-12-21 | 2004-03-16 | Renesas Technology Corp. | Semiconductor device having internal circuit operating in synchronization with internal clock signal |
US7197102B2 (en) * | 2002-06-07 | 2007-03-27 | International Business Machines Corporation | Method and apparatus for clock-and-data recovery using a secondary delay-locked loop |
US6784707B2 (en) * | 2002-07-10 | 2004-08-31 | The Board Of Trustees Of The University Of Illinois | Delay locked loop clock generator |
US6680634B1 (en) * | 2002-12-03 | 2004-01-20 | Nokia Corporation | Self calibrating digital delay-locked loop |
US7254208B2 (en) * | 2003-05-20 | 2007-08-07 | Motorola, Inc. | Delay line based multiple frequency generator circuits for CDMA processing |
US20040257124A1 (en) * | 2003-06-23 | 2004-12-23 | Renesas Technology Corp. | Spread spectrum clock generator capable of frequency modulation with high accuracy |
US7084682B2 (en) | 2003-10-31 | 2006-08-01 | Samsung Electronics, Co., Ltd. | Delay-locked loop circuit and method thereof for generating a clock signal |
US6956407B2 (en) | 2003-11-04 | 2005-10-18 | Altera Corporation | Pre-emphasis circuitry and methods |
US6970020B1 (en) | 2003-12-17 | 2005-11-29 | Altera Corporation | Half-rate linear quardrature phase detector for clock recovery |
US7109766B2 (en) | 2004-04-22 | 2006-09-19 | Motorola, Inc. | Adjustable frequency delay-locked loop |
US7061334B1 (en) | 2004-06-03 | 2006-06-13 | Altera Corporation | Apparatus and methods for wide tuning-range ring oscillators |
US20060133559A1 (en) | 2004-12-22 | 2006-06-22 | Glass Kevin W | Programmable fractional N phase locked loop architecture and method |
US7102403B2 (en) * | 2005-02-03 | 2006-09-05 | Mediatek Incorporation | Clock recovering circuit utilizing a delay locked loop for generating an output clock locked to an analog input signal and related method thereof |
US7292079B2 (en) * | 2005-08-02 | 2007-11-06 | Industrial Technology Research Institute | DLL-based programmable clock generator using a threshold-trigger delay element circuit and a circular edge combiner |
US7295053B2 (en) * | 2006-02-01 | 2007-11-13 | Wolfson Microelectronics Plc | Delay-locked loop circuits |
US7436265B2 (en) * | 2006-03-17 | 2008-10-14 | Gct Semiconductor, Inc. | Clock generator and clock generating method using delay locked loop |
Non-Patent Citations (8)
Title |
---|
Dorin Emil Calbaza, et al., "Direct Digital Frequency Synthesis of Low-Jitter Clocks," IEEE Journal of Solid-State Circuits, vol. 36, No. 3, March 2001, pp. 570-572. |
Dorin Emil Calbaza, Yvon Savaria, "Direct Digital Frequency Synthesis of Low-Jitter Clocks," IEEE Journal of Solid-State Circuits, vol. 36, No. 3, Mar. 2001, pp. 570-572. |
F. Zarkeshvari, P. Noel, T. A. Kawasniewski, "On DeltaSigma Fractional-N Frequency Synthesizers"International Symposium on Signals, Circuits and Systems, ISSCS Jul. 14-15, 2005, Iasi, Romania, pp. 509-512. |
F. Zarkeshvari, P. Noel, T. A. Kawasniewski, "On ΔΣ Fractional-N Frequency Synthesizers"International Symposium on Signals, Circuits and Systems, ISSCS Jul. 14-15, 2005, Iasi, Romania, pp. 509-512. |
F. Zarkeshvari, P. Noel, T. A. Kawasniewski, "PLL-Based Fractional-N Frequency Synthesizers", Proceedings of the 9th International Database Engineering & Application Symposium, 2005, pp. 1-7. |
F. Zarkeshvari, T. Kwasniewski, "Analog DLL-Based Period Synthesis Circuit", Proc. International Conference on Communication, Circuit and Systems, vol. 2, pp. 1095-1098, Hong Kong, May 2005. |
P. Noel, F. Zarkeshvari, T. A. Kawasniewski, "Recent Advances in High-Speed Serial I/O Trends, Standards and Techniques", Canadian Conference on Electrical and Computer Engineering, IEEE CCECE05, Saskatoon, May 2005, pp. 1292-1295. |
Y.-C. Bae and G.-Y. Wei, "A Mixed PLL/DLL Architecture for Low Jitter Clock Generation", IEEE International Symposium on Circuits and Systems, May 2004, pp. 788-791. |
Cited By (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8259889B2 (en) * | 2007-12-26 | 2012-09-04 | Samsung Electronics Co., Ltd. | Apparatus and method for frequency synthesis using delay locked loop |
US20090168942A1 (en) * | 2007-12-26 | 2009-07-02 | Samsung Electronics Co., Ltd. | Apparatus and method for frequency synthesis using delay locked loop |
US9219484B2 (en) * | 2011-02-04 | 2015-12-22 | Marvell World Trade Ltd. | Reference clock compensation for fractional-N phase lock loops (PLLS) |
US20120200328A1 (en) * | 2011-02-04 | 2012-08-09 | Chih-Wei Yao | Reference Clock Compensation for Fractional-N Phase Lock Loops (PLLs) |
CN103348596A (en) * | 2011-02-04 | 2013-10-09 | 马维尔国际贸易有限公司 | Reference clock compensation for fractional-N phase lock loops (PLLs) |
US8564342B2 (en) * | 2011-02-04 | 2013-10-22 | Marvell World Trade Ltd. | Reference clock compensation for fractional-N phase lock loops (PLLs) |
US8717074B2 (en) * | 2011-02-04 | 2014-05-06 | Marvell World Trade Ltd. | Reference clock compensation for fractional-N phase lock loops (PLLs) |
US20140240012A1 (en) * | 2011-02-04 | 2014-08-28 | Marvell World Trade Ltd. | Reference clock compensation for fractional-n phase lock loops (plls) |
CN103348596B (en) * | 2011-02-04 | 2016-08-10 | 马维尔国际贸易有限公司 | Reference clock for fractional-N phase lock loop (PLL) compensates |
TWI472163B (en) * | 2012-08-20 | 2015-02-01 | Nanya Technology Corp | Phase-locked loop and method for clock delay adjustment |
US9118311B1 (en) * | 2014-03-06 | 2015-08-25 | Freescale Semiconductor, Inc. | Methods and apparatus for generating a modulated waveform |
US20150256165A1 (en) * | 2014-03-06 | 2015-09-10 | Freescale Semiconductor, Inc. | Methods and apparatus for generating a modulated waveform |
CN109247033A (en) * | 2016-03-14 | 2019-01-18 | 通用电气能源能量变换技术有限公司 | Solar energy inverter with the connection of four line grid sides |
US11239846B1 (en) * | 2021-06-01 | 2022-02-01 | SambaNova Systems, Inc. | Variable-length clock stretcher with correction for glitches due to phase detector offset |
US11290113B1 (en) | 2021-06-01 | 2022-03-29 | SambaNova Systems, Inc. | Variable-length clock stretcher with correction for digital DLL glitches |
US11290114B1 (en) | 2021-06-01 | 2022-03-29 | SambaNova Systems, Inc. | Variable-length clock stretcher with passive mode jitter reduction |
US11323124B1 (en) | 2021-06-01 | 2022-05-03 | SambaNova Systems, Inc. | Variable-length clock stretcher with correction for glitches due to finite DLL bandwidth |
US11334109B1 (en) | 2021-06-01 | 2022-05-17 | SambaNova Systems, Inc. | Variable-length clock stretcher with combiner timing logic |
EP4293907A1 (en) * | 2022-06-16 | 2023-12-20 | STMicroelectronics S.r.l. | Clock generator circuit, corresponding device and method |
Also Published As
Publication number | Publication date |
---|---|
US7940098B1 (en) | 2011-05-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7675332B1 (en) | Fractional delay-locked loops | |
US7103855B2 (en) | Clock control circuit and method | |
US6924684B1 (en) | Counter-based phase shifter circuits and methods with optional duty cycle correction | |
US9660653B1 (en) | Techniques for reducing skew between clock signals | |
US7956696B2 (en) | Techniques for generating fractional clock signals | |
US10205460B2 (en) | Fractional-N frequency synthesizer and method thereof | |
US20030020528A1 (en) | Clock controlling method and circuit | |
US7812678B2 (en) | Digital calibration techniques for segmented capacitor arrays | |
US7372340B2 (en) | Precision frequency and phase synthesis with fewer voltage-controlled oscillator stages | |
US20030189464A1 (en) | Spurious-free fractional-n frequency synthesizer with multi-phase network circuit | |
US6943598B2 (en) | Reduced-size integrated phase-locked loop | |
US7728634B2 (en) | Flexible waveform generator with extended range capability | |
US8995599B1 (en) | Techniques for generating fractional periodic signals | |
US7180339B2 (en) | Synthesizer and method for generating an output signal that has a desired period | |
US9048843B1 (en) | Techniques for dividing frequencies of periodic signals | |
US7358782B2 (en) | Frequency divider and associated methods | |
US6535989B1 (en) | Input clock delayed by a plurality of elements that are connected to logic circuitry to produce a clock frequency having a rational multiple less than one | |
US10700669B2 (en) | Avoiding very low duty cycles in a divided clock generated by a frequency divider | |
EP4175180A1 (en) | Circuitry and methods for fractional division of high-frequency clock signals | |
US20040027181A1 (en) | Clock multiplying PLL circuit | |
US8132039B1 (en) | Techniques for generating clock signals using counters | |
US7519087B2 (en) | Frequency multiply circuit using SMD, with arbitrary multiplication factor | |
KR100568106B1 (en) | Delay locked loop having jitter suppress circuit | |
US6995590B1 (en) | Hybrid phase/delay locked loop circuits and methods | |
WO2010016301A1 (en) | Phase comparator, pll circuit, and dll circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ALTERA CORPORATION,CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KWASNIEWSKI, TAD;ZARKESHVARI, FARHAD;SIGNING DATES FROM 20070306 TO 20070312;REEL/FRAME:019072/0685 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552) Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FEPP | Fee payment procedure |
Free format text: 11.5 YR SURCHARGE- LATE PMT W/IN 6 MO, LARGE ENTITY (ORIGINAL EVENT CODE: M1556); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |
|
AS | Assignment |
Owner name: INTEL CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ALTERA CORPORATION;REEL/FRAME:060778/0032 Effective date: 20220708 |
|
AS | Assignment |
Owner name: TAHOE RESEARCH, LTD., IRELAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTEL CORPORATION;REEL/FRAME:061827/0686 Effective date: 20220718 |