US5345073A - Very high speed optical receiver with a cascadable differential action feedback driver - Google Patents

Very high speed optical receiver with a cascadable differential action feedback driver Download PDF

Info

Publication number
US5345073A
US5345073A US08/045,961 US4596193A US5345073A US 5345073 A US5345073 A US 5345073A US 4596193 A US4596193 A US 4596193A US 5345073 A US5345073 A US 5345073A
Authority
US
United States
Prior art keywords
shunt
circuit
transistor
high speed
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US08/045,961
Inventor
Gee-Kung Chang
Ting P. Liu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Iconectiv LLC
Original Assignee
Bell Communications Research Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US08/045,961 priority Critical patent/US5345073A/en
Assigned to BELL COMMUNICATIONS RESEARCH, INC. reassignment BELL COMMUNICATIONS RESEARCH, INC. ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: LIU, TING PING, CHANG, GEE-KUNG
Application filed by Bell Communications Research Inc filed Critical Bell Communications Research Inc
Application granted granted Critical
Publication of US5345073A publication Critical patent/US5345073A/en
Assigned to TELCORDIA TECHNOLOGIES, INC. reassignment TELCORDIA TECHNOLOGIES, INC. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: BELL COMMUNICATIONS RESEARCH, INC.
Assigned to JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT reassignment JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT SECURITY AGREEMENT Assignors: TELCORDIA TECHNOLOGIES, INC.
Assigned to TELCORDIA TECHNOLOGIES, INC. reassignment TELCORDIA TECHNOLOGIES, INC. TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS Assignors: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Assigned to WILMINGTON TRUST COMPANY, AS COLLATERAL AGENT reassignment WILMINGTON TRUST COMPANY, AS COLLATERAL AGENT SECURITY AGREEMENT Assignors: TELCORDIA TECHNOLOGIES, INC.
Assigned to TELCORDIA TECHNOLOGIES, INC. reassignment TELCORDIA TECHNOLOGIES, INC. RELEASE Assignors: WILMINGTON TRUST COMPANY, AS COLLATERAL AGENT
Assigned to JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT reassignment JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT SECURITY AGREEMENT Assignors: TELCORDIA TECHNOLOGIES, INC.
Assigned to WILMINGTON TRUST COMPANY, AS SECOND LIEN AGENT reassignment WILMINGTON TRUST COMPANY, AS SECOND LIEN AGENT SECURITY AGREEMENT Assignors: TELCORDIA TECHNOLOGIES, INC.
Assigned to TELCORDIA TECHNOLOGIES, INC. reassignment TELCORDIA TECHNOLOGIES, INC. TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Assignors: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Assigned to TELCORDIA TECHNOLOGIES, INC. reassignment TELCORDIA TECHNOLOGIES, INC. TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Assignors: WILMINGTON TRUST COMPANY, AS SECOND LIEN AGENT
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/04Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only
    • H03F3/08Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only controlled by light

Definitions

  • This invention relates to wideband receiver circuits and more specifically, to a differential receiver amplifier with cascadable, integrated post amplifier stages for directly driving data regeneration circuits for use in very high speed fiber optic receiver systems.
  • the first is the frequency where the signal response of the circuit or device drops by 3 dB below the mid-band frequency response; it is called the -3 dB bandwidth and is denoted as f -3db .
  • the second is the frequency where a transistor produces unity gain (0 dB); it is called the unity gain frequency and is denoted by f t .
  • the f -3db is determined by the dominant pole defined by the relationship 1/(2 ⁇ RC), where R is the effective value of the load resistance and C is the effective value of the input capacitance at the active transistor's base.
  • the f -3dB of the circuit cannot be any larger than the f t of the embedded transistors and, in application, is usually lower than f t by at least a factor A (the open loop voltage gain). Therefore, to improve the bandwidth capability of conventional transimpedance amplifiers, developers have had to try to minimize R or C, or improve the technology of the embedded transistors used in the circuit. However, reducing the value of R increases the circuit's internal noise and reduces the gain in the circuit (the gain is defined as i ⁇ R, where i is the photodiode current input at the base of the input transistor), thereby minimizing the effectiveness of the circuit's intended function.
  • U.S. Pat. No. 5,130,667, by G-K Chang, James L. Gimlett, and Ting-Ping Liu, entitled “Differential Transimpedance Amplifier”, discloses a receiver amplifier that solves the problems identified above.
  • the disclosed apparatus demonstrates that a circuit receiver front end can achieve high speed operation (greater than 10 Gb/s) and deliver the desirable differential output. It also has better noise performance at high bit rate operation because the noises from both the power supply lines and those picked up through RF antenna effect are common to both arms of the differential amplifier, thus the common mode noise rejection ratio can be high.
  • the receiver also must amplify the signal so that it has sufficient power to drive a data regeneration circuit at the next stage.
  • the first step in that process is to increase the output voltage.
  • the voltage at the output resistor is expressed by
  • FIG. 1 depicts a differential transimpedance amplifier circuit as disclosed the Chang et al. patent.
  • FIG. 2 depicts a differential transimpedance amplifier circuit incorporating a shunt-shunt feedback gain stage in accordance with one illustrative embodiment of our invention.
  • FIG. 1 depicts our previously patented (Chang et al. ) differential transimpedance amplifier circuit. In that circuit the output voltage at output terminal 13 is expressed by
  • i photo is the photo current generated in the photodiode 10 from incident optical power and where R 1 is the load resistor 11.
  • the unity-gain frequency (f t ) of the input transistor 12 is expressed as ##EQU1## where g m is the transconductance of the transistor 12 and C be is the base emitter capacitance.
  • a more detailed analysis of the performance of circuit depicted in FIG. 1 shows that the bandwidth performance is dominated by two time constants ⁇ 1 and ⁇ 2 .
  • the time constant ⁇ 2 is associated with node 16 in FIG. 1 and is equal to R 1 (C L +C bc ) where C L is the load capacitance.
  • the -3 dB cut-off frequency of the circuit as expressed using these time constants is ##EQU4## The problem then is to reduce the value of ⁇ 2 without reducing the transimpedance gain which is determined by the value of R 1 .
  • FIG. 2 depicts an illustrative embodiment of our differential feedback amplifier circuit with a shunt-shunt feedback gain circuit in place of the output load resistors.
  • this new circuit we separate the functions of transimpedance gain from output drive. Namely, one resistor 21 provides for the transimpedance gain while the impedance of the shunt-shunt feedback gain circuit provides the output drive load.
  • the shunt-shunt feedback gain stages 20 and 20' are shown taking the place of the load resistors 11 and 11' from FIG. 1.
  • the two shunt-shunt gain stages 20 and 20' are identical and are also combined in a differential amplifier structure 28 an overall differential feedback action driver function.
  • Shunt-shunt gain stage 20 is comprised of two resistors 21 and 22, and two transistors 23 and 24.
  • the collector of transistor 23 is connected to the DC bias voltage source with its emitter connected to resistor 21 providing a current path from the DC bias voltage source through transistor 23 and resistor 21 to the collector of input transistor 12 of the differential transimpedance amplifier circuit.
  • Resistor 22 is connected between the voltage source lead 14 and the collector of transistor 24.
  • Transistor 24 establishes a current path from resistor 22 to a constant current source 25.
  • the base of transistor 23 is connected between resistor 22 and transistor 24, and the base of transistor 24 is connected between resistor 21 and the input transistor 12.
  • the impedance of the shunt-shunt feedback gain circuit itself is substantially lower than it would be with either resistor 21 or 22 alone. It is this separation of the output impedance from the load impedance that provides our circuit with the ability to have high gain while still maintaining a high bandwidth throughput.
  • time constant ⁇ 1 associated with node 15, ⁇ 2 associated with node 16, and ⁇ 3 associated with node 17.
  • time constant ⁇ 3 can be neglected since both the resistance and capacitance are small compared to the values at nodes 15 and 16.
  • ⁇ 1 equals (1/g m )(C be ,12 +2C diode ) and ⁇ 2 equals R 21 C bc ,24 +(R 21 /(1+A o ))C bc ,12 where A o is the open loop gain and equals A o ⁇ (I 25 R 22 )/2kT.
  • FIG. 3 depicts a further implementation of our optical receiver circuit with an integrated two stage post amplifier.
  • Our differential transimpedance amplifier circuit 31 with a shunt-shunt feedback gain stage 34 receives optical input at the photodiode 10 and provides a complementary voltage output at nodes 35 and 36.
  • the complementary voltage output is input to the first stage level shifting post amplifier 32.
  • the level shifting post amplifier 32 provides power amplification while maintaining the complementary voltage output without impacting bandwidth performance.
  • the voltages at nodes 35 and 36 are stepped through two transistors each to increase the overall power. For example, the voltage at node 35 controls the current flowing through transistor 37 which in turn drives transistor 38.
  • the output of transistor 38 is input to another differential transimpedance amplifier circuit with a shunt-shunt feedback gain stage shown as 39.
  • the output voltage at node 36 is stepped through two transistors 47 and 48 and also provided as input to the other side of the differential transimpedance amplifier circuit 39.
  • the first stage post amplifier 32 produces complementary voltage output at nodes 41 and 42 equivalent to the voltage output at nodes 35 and 36 but with greater power to drive the next circuit 33.
  • Our post amplifier design mimics the use of our differential transimpedance amplifier with a shunt-shunt feedback gain stage in order to provide the necessary gain at very high speeds.
  • the second post amplifier stage 33 operates similarly to post amplifier stage 32 to produce a complementary voltage output at nodes 43 and 44 with sufficient power without any loss in bandwidth performance.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Amplifiers (AREA)

Abstract

Our invention is a differential transimpedance amplifier circuit with shunt-shunt local feedback gain stages. These shunt-shunt feedback gain stages comprise an additional resistor and two transistors in a shunt-shunt feedback configuration to provide a low output impedance while maintaining the transimpedance gain. Cascading circuits of this structure results in a high bandwidth receiver with sufficient gain to drive conventional data regeneration circuits.

Description

TECHNICAL FIELD OF THE INVENTION
This invention relates to wideband receiver circuits and more specifically, to a differential receiver amplifier with cascadable, integrated post amplifier stages for directly driving data regeneration circuits for use in very high speed fiber optic receiver systems.
BACKGROUND OF THE INVENTION
The demand for high-speed digital communications services, such as data, video, and high-definition TV, is growing. To accommodate these services transmission systems that operate in the multigigabit per second range are being developed with technologists concentrating on developing optical transmission systems because of their large bandwidth capabilities. Such high speed optical transmission systems require wide bandwidth receivers that are capable of receiving the optical signal and providing an electrical signal output. Transimpedance amplifiers are widely used in optical receiver applications as preamplifiers for converting received optical signals into an electrical signal output. However, the bandwidth performance of conventional transimpedance amplifier circuits is limited to a small fraction of the bandwidth of the embedded transistors because of the difficulty of achieving high gain at high frequencies.
To facilitate the discussion that follows, it is important to define two terms of art with regard to bandwidth performance. The first is the frequency where the signal response of the circuit or device drops by 3 dB below the mid-band frequency response; it is called the -3 dB bandwidth and is denoted as f-3db. The second is the frequency where a transistor produces unity gain (0 dB); it is called the unity gain frequency and is denoted by ft. For conventional transimpedance amplifiers, the f-3db is determined by the dominant pole defined by the relationship 1/(2πRC), where R is the effective value of the load resistance and C is the effective value of the input capacitance at the active transistor's base. The f-3dB of the circuit cannot be any larger than the ft of the embedded transistors and, in application, is usually lower than ft by at least a factor A (the open loop voltage gain). Therefore, to improve the bandwidth capability of conventional transimpedance amplifiers, developers have had to try to minimize R or C, or improve the technology of the embedded transistors used in the circuit. However, reducing the value of R increases the circuit's internal noise and reduces the gain in the circuit (the gain is defined as i×R, where i is the photodiode current input at the base of the input transistor), thereby minimizing the effectiveness of the circuit's intended function.
U.S. Pat. No. 5,130,667, by G-K Chang, James L. Gimlett, and Ting-Ping Liu, entitled "Differential Transimpedance Amplifier", discloses a receiver amplifier that solves the problems identified above. The disclosed apparatus demonstrates that a circuit receiver front end can achieve high speed operation (greater than 10 Gb/s) and deliver the desirable differential output. It also has better noise performance at high bit rate operation because the noises from both the power supply lines and those picked up through RF antenna effect are common to both arms of the differential amplifier, thus the common mode noise rejection ratio can be high.
However, there is a second design objective for high speed optical receivers. Besides the need to be responsive to an input source operating at high frequencies, the receiver also must amplify the signal so that it has sufficient power to drive a data regeneration circuit at the next stage. The first step in that process is to increase the output voltage. In the Chang et al. patent the voltage at the output resistor is expressed by
V.sub.out1 =i.sub.photo ×R.sub.1
and
V.sub.out2 =V.sub.out1
where iphoto is the photo current generated in the photodiode from incident optical power and R1 is the load resistor. Therefore, to increase the output voltage, the value of the R1 must be increased. However, because R1 is also analogous to the feedback resistor for an amplifier circuit, an increase in the value of R1 also increases the circuit gain thereby reducing the bandwidth capabilities of the circuit. Therefore, it is an objective of our invention to improve the frequency performance of the Chang et differential transimpedance amplifier circuit while also improving its gain.
SUMMARY OF THE INVENTION
Our invention replaces the load resistors in each current path of the Chang et al. differential amplifier circuit with a shunt-shunt feedback gain stage. This shunt-shunt feedback gain stage is comprised of a transistor and a resistor within a current path of the differential transimpedance amplifier replacing the original load resistor and connected in parallel with a second resistor and transistor connected in series and biased between the circuit's positive and negative D.C. voltage sources. The base of the second transistor is connected at a node located between the first resistor and the input transistor of the differential amplifier circuit. The base of the first transistor is connected at the connection node between the second resistor and the collector of the second transistor. The result is the separation of the functions of output drive impedance from the gain impedance. The output drive impedance can be kept low to achieve wide bandwidth while the gain impedance can be raised to provide sufficient signal gain.
A second aspect of our invention is to incorporate the inventive circuit with a cascadable multistage post amplifier, of the same structure of our inventive circuit to attain sufficient gain necessary to drive conventional data regeneration circuits.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 depicts a differential transimpedance amplifier circuit as disclosed the Chang et al. patent.
FIG. 2 depicts a differential transimpedance amplifier circuit incorporating a shunt-shunt feedback gain stage in accordance with one illustrative embodiment of our invention.
FIG. 3 illustrates an embodiment of our inventive circuit with the post amplifier comprising two cascadable shunt-shunt feedback amplifiers.
DETAILED DESCRIPTION
FIG. 1 depicts our previously patented (Chang et al. ) differential transimpedance amplifier circuit. In that circuit the output voltage at output terminal 13 is expressed by
V.sub.out1 =i.sub.photo ×R.sub.1
and where iphoto is the photo current generated in the photodiode 10 from incident optical power and where R1 is the load resistor 11. The unity-gain frequency (ft) of the input transistor 12 is expressed as ##EQU1## where gm is the transconductance of the transistor 12 and Cbe is the base emitter capacitance. The equivalent small signal -3 dB cut-off frequency of the front end of our circuit with a differential load, CL,in, which equals two times the photodiode 10 capacitance, can be expressed as ##EQU2## However, the circuit performance is also limited by its second pole as at the output node expressed by ##EQU3## where R is the value of the output impedance which in this case is the value of the output resistor, where Cbc is the base collector capacitance, and where CL,out is the loading capacitance are connected to and follow the output nodes. The effect of this second pole on the circuit is substantial. Our experimental attempts to improve the bandwidth performance by reducing CL,out evidenced this problem.
A more detailed analysis of the performance of circuit depicted in FIG. 1 shows that the bandwidth performance is dominated by two time constants τ1 and τ2. The time constant τ1 is associated with node 15 in FIG. 1 and is equal to (1/gm)(Cbe +2Cdiode) where gm =IO /VT, and the time constant τ2 is associated with node 16 in FIG. 1 and is equal to R1 (CL +Cbc) where CL is the load capacitance. The -3 dB cut-off frequency of the circuit as expressed using these time constants is ##EQU4## The problem then is to reduce the value of τ2 without reducing the transimpedance gain which is determined by the value of R1.
To solve the second pole problem our invention uses a shunt-shunt feedback gain circuit to replace the output load resistors. FIG. 2 depicts an illustrative embodiment of our differential feedback amplifier circuit with a shunt-shunt feedback gain circuit in place of the output load resistors. In this new circuit we separate the functions of transimpedance gain from output drive. Namely, one resistor 21 provides for the transimpedance gain while the impedance of the shunt-shunt feedback gain circuit provides the output drive load. In FIG. 2, the shunt-shunt feedback gain stages 20 and 20' are shown taking the place of the load resistors 11 and 11' from FIG. 1. The two shunt-shunt gain stages 20 and 20' are identical and are also combined in a differential amplifier structure 28 an overall differential feedback action driver function.
Shunt-shunt gain stage 20 is comprised of two resistors 21 and 22, and two transistors 23 and 24. The collector of transistor 23 is connected to the DC bias voltage source with its emitter connected to resistor 21 providing a current path from the DC bias voltage source through transistor 23 and resistor 21 to the collector of input transistor 12 of the differential transimpedance amplifier circuit. Resistor 22 is connected between the voltage source lead 14 and the collector of transistor 24. Transistor 24 establishes a current path from resistor 22 to a constant current source 25. The base of transistor 23 is connected between resistor 22 and transistor 24, and the base of transistor 24 is connected between resistor 21 and the input transistor 12. The consequence of the described configuration is that, as light energy is received by photodiode 10, it produces a current iphoto which in turn is added to the DC current which pass through transistors 12 and 12'. The changes in the current affect the current in the base of transistor 24 thereby adjusting the current that flows from resistor 22 through transistor 24 to the constant current source 25. The changes in the current through resistor 22 are directly responsive to the photodiode 10. The current changes through resistor 22 are fed back through the base of transistor 23 controlling the current in resistor 21 ultimately acting as feedback to transistor 24. The value of the resistor 22 provides the load impedance for the circuit producing the output voltage at lead 26. However, the impedance of the shunt-shunt feedback gain circuit itself is substantially lower than it would be with either resistor 21 or 22 alone. It is this separation of the output impedance from the load impedance that provides our circuit with the ability to have high gain while still maintaining a high bandwidth throughput.
Examining the circuit in FIG. 2 in more detail we can see that the new added section of emitter follower in the shunt-shunt feedback gain stage 20 produces an open loop gain A0 which can be expressed as ##EQU5## with gm,24 being the transconductance of the transistor 24 and R22 being the value of the load resistor 22.
The performance of this new circuit can be evaluated according to three time constants; τ1 associated with node 15, τ2 associated with node 16, and τ3 associated with node 17. In general, time constant τ3 can be neglected since both the resistance and capacitance are small compared to the values at nodes 15 and 16. At node 15 τ1 equals (1/gm)(Cbe,12 +2Cdiode) and τ2 equals R21 Cbc,24 +(R21 /(1+Ao))Cbc,12 where Ao is the open loop gain and equals Ao ≡(I25 R22)/2kT. Therefore, the new effective -3 dB frequency is depicted by ##EQU6## where Cbc,24 is the base-collector capacitance for transistor 24 and Cbc,12 is the base-collector capacitance for transistor 12. Therefore, the effective output impedance is reduced by the value of the open loop gain A0 of the shunt-shunt feedback amplifier 20 and 20'.
It is an additional aspect of our invention to add an integrated two stage post amplifier that provides a 100 dB of amplification to the output of our new differential amplifier structure. The Chang et al. circuit described in U.S. Pat. No. 5,130,667 achieved its bandwidth performance with unity gain. In order to drive conventional data regeneration circuits, the output power of the differential amplifier had to be increased. Increasing the gain required an increase in the value of the output load resistor. In the circuit disclosed in U.S. Pat. No. 5,130,667, an increase in the output load resistor reduced the bandwidth. Our shunt-shunt feedback stage as disclosed above allows for an increase in the gain without affecting the bandwidth performance of the circuit. However, the gain may not be sufficient to drive some conventional decision circuits. FIG. 3 depicts a further implementation of our optical receiver circuit with an integrated two stage post amplifier.
Our differential transimpedance amplifier circuit 31 with a shunt-shunt feedback gain stage 34 receives optical input at the photodiode 10 and provides a complementary voltage output at nodes 35 and 36. The complementary voltage output is input to the first stage level shifting post amplifier 32. The level shifting post amplifier 32 provides power amplification while maintaining the complementary voltage output without impacting bandwidth performance. The voltages at nodes 35 and 36 are stepped through two transistors each to increase the overall power. For example, the voltage at node 35 controls the current flowing through transistor 37 which in turn drives transistor 38. The output of transistor 38 is input to another differential transimpedance amplifier circuit with a shunt-shunt feedback gain stage shown as 39. Similarly, the output voltage at node 36 is stepped through two transistors 47 and 48 and also provided as input to the other side of the differential transimpedance amplifier circuit 39. The first stage post amplifier 32 produces complementary voltage output at nodes 41 and 42 equivalent to the voltage output at nodes 35 and 36 but with greater power to drive the next circuit 33. Our post amplifier design mimics the use of our differential transimpedance amplifier with a shunt-shunt feedback gain stage in order to provide the necessary gain at very high speeds. The second post amplifier stage 33 operates similarly to post amplifier stage 32 to produce a complementary voltage output at nodes 43 and 44 with sufficient power without any loss in bandwidth performance.
In this embodiment, because the output of the transimpedance amplifier circuit 31 drives an emitter follower stage 32, the values of CL and Cbc,12 and Cbc,24 are roughly equal. Therefore, τ2 is reduced to (1+1/(1+Ao))Cbc,24 R21 and with Ao much larger than 1, τ2 is further reduced to R1 Cbc,24. The bandwidth improvement of our transimpedance amplifier with a cascadable multistage post amplifier can therefore be approximated by ##EQU7## For example, with gm12 =4.6×10-2 siemens Cbe,12 =to 0.125 pF, Cdiode =1 pF Cbc,24 =10 fF R21 =400Ω, I25 =1.2 mA, and R22 =600Ω, then f-3dB,old =10.4 GHz and f-3dB,new =14.7 GHz which is a 41% improvement.
In a specific implementation of our invention, all the transistors used where A1GaAs/GaAs Heterojunction Bipolar Transistors manufactured by Rockwell International with 1.4 micron emitter size. In this implementation, the values of the resistors are as follows: R1 =400 Ω; R2 =400 Ω; R1a =600 Ω; R2a =600 Ω; R3 =1 K Ω; R4 =1 K Ω; R5 =500 Ω; R6 =1 K Ω; R7 =6 K Ω; R8 =6 K Ω; R9 =6 K Ω; R10 =6 K Ω; R11 =400 Ω; R12 =400 Ω;R11a =600 Ω; R12a =600 Ω; R13 =500 Ω; R15 =500 Ω; R17 =6 KΩ; R18 =6 KΩ; R19 =6 KΩ; R20 =6 KΩ; R21 =400 Ω; R22 =400 Ω; R21a =600 Ω; R22a =600 Ω; R23 =500 Ω; R25 =500 Ω; and R26 =6 KΩ. With the component values as described, the circuit provides 100 dB Ω gain at 18 GHz.
Clearly, those skilled in the art recognize that the principles that define our circuit structure are not limited to the embodiment illustrated herein. Other embodiments may be readily devised by those skilled in the art. For example, one can use a field-effect transistor to replace the bipolar transistors depicted in the disclosure above. One could also replace the p-i-n photodetector with other photodetectors such as metal-semiconductor-metal (MSM) photodetectors or may even replace the photodetector with any high speed signal detector.

Claims (11)

We claim:
1. A high speed optical receiver circuit including a differential amplifier circuit, said differential amplifier circuit having a structure comprising a first and second current path connected between two DC biasing sources, each of said current paths including an input transistor, a load resistor, and a second transistor connected in series, each of said input and second transistors having an emitter, a base, and a collector, said circuit comprising:
a photodiode connected between said emitters of said input transistor with the bases of said input transistors biased at different levels,
a pair of shunt-shunt feedback gain circuits each comprising a second resistor and a third transistor connected in series and each associated with one of said current paths, each of said third transistors having an emitter, a base, and a collector, the base of each of said second transistors being connected to said second resistor and the collector of said third transistor of the associated shunt-shunt feedback gain stage, and the base of each third transistor being connected to said load resistor and the collector of said input transistor of the associated one of said current paths; and
an output node connected to said base of at least one of said second transistors.
2. The high speed optical receiver circuit in accordance with claim 1 further comprising a level shifting post amplifier connected to said output node.
3. The high speed optical receiver circuit in accordance with claim 2 wherein said level shifting post amplifier circuit comprises:
level shifter connected to each output node followed by an amplifier means.
4. The high speed optical receiver circuit in accordance with claim 3 wherein said amplifier means is a differential amplifier circuit of the same structure as said differential amplifier circuit included in said high speed optical receiver circuit.
5. A high speed optical receiver comprising:
a differential transimpedance amplifier having two input transistors with the bases of the input transistors biased at different levels;
a photodiode biased between the emitters of the two input transistors;
shunt-shunt feedback gain means for providing transimpedance gain and providing an output impedance reduced by the value of the open loop gain of said shunt-shunt feedback gain means; and
two output nodes at which complementary voltage outputs are produced responsive to the current induced by said photodiode.
6. A high speed optical receiver in accordance with claim 5 wherein said shunt-shunt feedback gain means comprises:
a second transistor and a first resistor connected in series with said input transistor in each of the current paths in said differential transimpedance amplifier circuit whereby said first resistor provides transimpedance gain; and
a pair of circuit means each comprising a second resistor and a third transistor in series and each connected in parallel with one of said current paths of said amplifier such that said second resistor functions as the load resistor of said differential amplifier and where the impedances of said pair of circuit means provide the output impedance of the differential amplifier.
7. A high speed optical receiver in accordance with claim 5 further comprising:
a level shifting two stage post amplifier circuit connected to and receiving input from said two output nodes.
8. A high speed optical receiver in accordance with claim 7 wherein each stage of said two stage post amplifier circuit comprises;
two two-transistor level shifting circuits, one each connected to each of the output nodes; and
a differential transimpedance amplifier circuit with a shunt-shunt feedback gain stage with the input being the output from said two level shifting circuits and providing a complementary voltage output.
9. A high speed receiver circuit comprising:
a differential transimpedance amplifier circuit having a pair of input transistors with the bases of said input transistors biased at different levels;
a signal detector coupled to and biased between the emitters of said input transistors; and
output impedance means connected to each of said input transistors, said output impedance means comprising a shunt-shunt feedback gain circuit having a feedback stage and output load stage.
10. A high speed receiver circuit in accordance with claim 9 further comprising:
an integrated two stage level shifting post amplifier circuit receiving as input the output from said differential transimpedance amplifier circuit with a shunt-shunt feedback gain stage and producing a complementary voltage output with power gain.
11. A high speed receiver circuit in accordance with claim 10 wherein said integrated two stage level shifting post amplifier circuit comprises a second differential transimpedance amplifier circuit with a shunt-shunt feedback gain circuit identical in structure with said first mentioned differential transimpedance amplifier.
US08/045,961 1993-04-12 1993-04-12 Very high speed optical receiver with a cascadable differential action feedback driver Expired - Lifetime US5345073A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US08/045,961 US5345073A (en) 1993-04-12 1993-04-12 Very high speed optical receiver with a cascadable differential action feedback driver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/045,961 US5345073A (en) 1993-04-12 1993-04-12 Very high speed optical receiver with a cascadable differential action feedback driver

Publications (1)

Publication Number Publication Date
US5345073A true US5345073A (en) 1994-09-06

Family

ID=21940782

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/045,961 Expired - Lifetime US5345073A (en) 1993-04-12 1993-04-12 Very high speed optical receiver with a cascadable differential action feedback driver

Country Status (1)

Country Link
US (1) US5345073A (en)

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5498865A (en) * 1994-12-16 1996-03-12 Eastman Kodak Company Photodiode amplifier circuit with improved sensitivity to high efficiency illumination
US5917349A (en) * 1997-10-09 1999-06-29 Kabushiki Kaisha Toshiba Current mode driver using N-type transistors
US6114908A (en) * 1997-09-30 2000-09-05 Siemens Aktiengesellschaft Bipolar impedance converter circuit
US6444970B1 (en) 1998-06-26 2002-09-03 Scimed Life Systems, Inc. Miniature low-noise photodiode system
US20040036536A1 (en) * 2002-08-26 2004-02-26 Broadcom Corporation Transimpedance amplifier and offset correction mechanism and method for lowering noise
US6762644B1 (en) 2001-03-13 2004-07-13 Marvell International, Ltd. Apparatus and method for a nested transimpedance amplifier
US7023271B1 (en) 2004-03-31 2006-04-04 Marvell International Ltd. Variable-gain constant-bandwidth transimpedance amplifier
US20060261892A1 (en) * 2001-03-13 2006-11-23 Sehat Sutardja Nested transimpedance amplifier
US7173486B1 (en) 2001-03-13 2007-02-06 Marvell International Ltd. Nested transimpedance amplifier with capacitive cancellation of input parasitic capacitance
US20070115051A1 (en) * 2001-03-13 2007-05-24 Sehat Sutardja Nested transimpedance amplifier
US7239202B1 (en) 2004-03-31 2007-07-03 Marvell International Ltd. Variable-gain constant-bandwidth transimpedance amplifier
US7449958B1 (en) 2005-08-17 2008-11-11 Marvell International Ltd. Open loop DC control for a transimpedance feedback amplifier
US7518447B1 (en) 2005-01-18 2009-04-14 Marvell International Ltd. Transimpedance amplifier
US7558014B1 (en) 2004-06-24 2009-07-07 Marvell International Ltd. Programmable high pass amplifier for perpendicular recording systems
DE102017111197A1 (en) 2017-05-23 2018-11-29 Sicoya Gmbh Transimpedance amplifier circuit
US11405003B1 (en) * 2020-08-26 2022-08-02 Bae Systems Information And Electronic Systems Integration Inc. Extended feedback gain tuning in TIA based current amplifier or mixer

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4853530A (en) * 1985-04-11 1989-08-01 Canon Kabushiki Kaisha Reverse biased photosensing semiconductor and op amp arrangement wherein the two load resistors of the operational amplifier unbalance the two transistors
US5045807A (en) * 1988-11-21 1991-09-03 Nippon Telegraph And Telephone Corporation Amplifier circuit using feedback load
US5053718A (en) * 1990-07-03 1991-10-01 Burr-Brown Corporation Feedback control reducing signal distortion produced by differential amplifier stage
US5130667A (en) * 1991-04-11 1992-07-14 Bell Communications Research Inc. Differential transimpedance amplifier

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4853530A (en) * 1985-04-11 1989-08-01 Canon Kabushiki Kaisha Reverse biased photosensing semiconductor and op amp arrangement wherein the two load resistors of the operational amplifier unbalance the two transistors
US5045807A (en) * 1988-11-21 1991-09-03 Nippon Telegraph And Telephone Corporation Amplifier circuit using feedback load
US5053718A (en) * 1990-07-03 1991-10-01 Burr-Brown Corporation Feedback control reducing signal distortion produced by differential amplifier stage
US5130667A (en) * 1991-04-11 1992-07-14 Bell Communications Research Inc. Differential transimpedance amplifier

Cited By (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5498865A (en) * 1994-12-16 1996-03-12 Eastman Kodak Company Photodiode amplifier circuit with improved sensitivity to high efficiency illumination
US6114908A (en) * 1997-09-30 2000-09-05 Siemens Aktiengesellschaft Bipolar impedance converter circuit
US5917349A (en) * 1997-10-09 1999-06-29 Kabushiki Kaisha Toshiba Current mode driver using N-type transistors
US6444970B1 (en) 1998-06-26 2002-09-03 Scimed Life Systems, Inc. Miniature low-noise photodiode system
US7616057B2 (en) 2001-03-13 2009-11-10 Marvell World Trade Ltd. Nested transimpedance amplifier
US20080272848A1 (en) * 2001-03-13 2008-11-06 Sehat Sutardja Nested transimpedance amplifier
US6836182B1 (en) 2001-03-13 2004-12-28 Marvell International Ltd. Nested transimpedance amplifier
US8159293B2 (en) 2001-03-13 2012-04-17 Marvell International Ltd. Nested transimpendance amplifier
US20110018627A1 (en) * 2001-03-13 2011-01-27 Sehat Sutardja Nested transimpendance amplifier
US7808311B2 (en) 2001-03-13 2010-10-05 Marvell World Trade Ltd. Nested transimpedance amplifier
US20100073083A1 (en) * 2001-03-13 2010-03-25 Sehat Sutardja Nested transimpedance amplifier
US7626453B2 (en) 2001-03-13 2009-12-01 Marvell World Trade Ltd. Nested transimpedance amplifier
US20060261892A1 (en) * 2001-03-13 2006-11-23 Sehat Sutardja Nested transimpedance amplifier
US7173486B1 (en) 2001-03-13 2007-02-06 Marvell International Ltd. Nested transimpedance amplifier with capacitive cancellation of input parasitic capacitance
US20070096808A1 (en) * 2001-03-13 2007-05-03 Sehat Sutardja Nested transimpendance amplifier
US20070103231A1 (en) * 2001-03-13 2007-05-10 Sehat Sutardja Nested transimpendance amplifier
US20070115051A1 (en) * 2001-03-13 2007-05-24 Sehat Sutardja Nested transimpedance amplifier
US7605649B2 (en) 2001-03-13 2009-10-20 Marvell World Trade Ltd. Nested transimpedance amplifier
US7276965B1 (en) 2001-03-13 2007-10-02 Marvell International Ltd. Nested transimpedance amplifier
US7304536B1 (en) 2001-03-13 2007-12-04 Marvell International Ltd. Nested transimpendance amplifier
US7405616B2 (en) 2001-03-13 2008-07-29 Marvell International Ltd. Nested transimpendance amplifier
US6762644B1 (en) 2001-03-13 2004-07-13 Marvell International, Ltd. Apparatus and method for a nested transimpedance amplifier
US7551024B2 (en) 2001-03-13 2009-06-23 Marvell World Trade Ltd. Nested transimpedance amplifier
US20040036536A1 (en) * 2002-08-26 2004-02-26 Broadcom Corporation Transimpedance amplifier and offset correction mechanism and method for lowering noise
US6882218B2 (en) * 2002-08-26 2005-04-19 Broadcom Corporation Transimpedance amplifier and offset correction mechanism and method for lowering noise
US20050168276A1 (en) * 2002-08-26 2005-08-04 Broadcom Corporation Method for lowering noise and providing offset correction in a transimpedance amplifier
US7015750B2 (en) 2002-08-26 2006-03-21 Broadcom Corporation Method for lowering noise and providing offset correction in a transimpedance amplifier
US7239202B1 (en) 2004-03-31 2007-07-03 Marvell International Ltd. Variable-gain constant-bandwidth transimpedance amplifier
US7116164B1 (en) 2004-03-31 2006-10-03 Marvell International Ltd. Variable-gain constant-bandwidth transimpedance amplifier
US7023271B1 (en) 2004-03-31 2006-04-04 Marvell International Ltd. Variable-gain constant-bandwidth transimpedance amplifier
US7876520B1 (en) 2004-06-24 2011-01-25 Marvell International Ltd. Programmable high pass amplifier for perpendicular recording systems
US7558014B1 (en) 2004-06-24 2009-07-07 Marvell International Ltd. Programmable high pass amplifier for perpendicular recording systems
US7518447B1 (en) 2005-01-18 2009-04-14 Marvell International Ltd. Transimpedance amplifier
US7449958B1 (en) 2005-08-17 2008-11-11 Marvell International Ltd. Open loop DC control for a transimpedance feedback amplifier
DE102017111197A1 (en) 2017-05-23 2018-11-29 Sicoya Gmbh Transimpedance amplifier circuit
WO2018215030A1 (en) 2017-05-23 2018-11-29 Sicoya Gmbh Transimpedance amplifier circuit
US11463054B2 (en) * 2017-05-23 2022-10-04 Sicoya Gmbh Transimpedance amplifier circuit
US11405003B1 (en) * 2020-08-26 2022-08-02 Bae Systems Information And Electronic Systems Integration Inc. Extended feedback gain tuning in TIA based current amplifier or mixer

Similar Documents

Publication Publication Date Title
US5345073A (en) Very high speed optical receiver with a cascadable differential action feedback driver
US5844445A (en) Feedback type pre-amplifier
US6275114B1 (en) Impedance matched CMOS transimpedance amplifier for high-speed fiber optic communications
US7605660B1 (en) Linear multi-stage transimpedance amplifier
US5257285A (en) Transimpedance pre-amplifier and a receiver including the pre-amplifier
US6064507A (en) High speed differential optoelectronic receiver
EP0172694B1 (en) Optical receivers
JP2002232244A (en) Automatic gain control circuit and gain controlling method
US6847263B2 (en) Optical receiver with wide dynamic range transimpedance amplifier
JPH05304422A (en) Preamplifier for optical communication
US4075576A (en) Sensitive high speed solid state preamp
US6639473B1 (en) Method and/or apparatus for controlling a common-base amplifier
US5451902A (en) Fully differential CMOS transconductance-transimpedance wide-band amplifier
US5130667A (en) Differential transimpedance amplifier
US20030218502A1 (en) Variable gain amplifier
US20040129862A1 (en) Wideband transimpedance amplifier with automatic gain control
US6037759A (en) Voltage regulator capable of improving system response
US4342005A (en) Television intermediate frequency amplifier with feedback stabilization
US5124667A (en) Wideband amplifier having separate outputs
US4366443A (en) Television intermediate frequency amplifier
EP0751636B1 (en) Optoelectronic integrated circuit
JP2003051723A (en) Optical receiver
US7372328B2 (en) Amplification circuit for driving a laser signal
JPH04274607A (en) Pre-amplifier
AU617751B2 (en) A transimpedance pre-amplifier and a receiver including the pre-amplifier

Legal Events

Date Code Title Description
AS Assignment

Owner name: BELL COMMUNICATIONS RESEARCH, INC., NEW JERSEY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:CHANG, GEE-KUNG;LIU, TING PING;REEL/FRAME:006530/0335;SIGNING DATES FROM 19930330 TO 19930407

STPP Information on status: patent application and granting procedure in general

Free format text: APPLICATION UNDERGOING PREEXAM PROCESSING

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: TELCORDIA TECHNOLOGIES, INC., NEW JERSEY

Free format text: CHANGE OF NAME;ASSIGNOR:BELL COMMUNICATIONS RESEARCH, INC.;REEL/FRAME:010263/0311

Effective date: 19990316

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT

Free format text: SECURITY AGREEMENT;ASSIGNOR:TELCORDIA TECHNOLOGIES, INC.;REEL/FRAME:015886/0001

Effective date: 20050315

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: TELCORDIA TECHNOLOGIES, INC., NEW JERSEY

Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:019520/0174

Effective date: 20070629

Owner name: TELCORDIA TECHNOLOGIES, INC.,NEW JERSEY

Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:019520/0174

Effective date: 20070629

AS Assignment

Owner name: WILMINGTON TRUST COMPANY, AS COLLATERAL AGENT, DEL

Free format text: SECURITY AGREEMENT;ASSIGNOR:TELCORDIA TECHNOLOGIES, INC.;REEL/FRAME:019562/0309

Effective date: 20070629

Owner name: WILMINGTON TRUST COMPANY, AS COLLATERAL AGENT,DELA

Free format text: SECURITY AGREEMENT;ASSIGNOR:TELCORDIA TECHNOLOGIES, INC.;REEL/FRAME:019562/0309

Effective date: 20070629

AS Assignment

Owner name: TELCORDIA TECHNOLOGIES, INC.,NEW JERSEY

Free format text: RELEASE;ASSIGNOR:WILMINGTON TRUST COMPANY, AS COLLATERAL AGENT;REEL/FRAME:024515/0622

Effective date: 20100430

Owner name: TELCORDIA TECHNOLOGIES, INC., NEW JERSEY

Free format text: RELEASE;ASSIGNOR:WILMINGTON TRUST COMPANY, AS COLLATERAL AGENT;REEL/FRAME:024515/0622

Effective date: 20100430

AS Assignment

Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT

Free format text: SECURITY AGREEMENT;ASSIGNOR:TELCORDIA TECHNOLOGIES, INC.;REEL/FRAME:024523/0734

Effective date: 20100430

AS Assignment

Owner name: WILMINGTON TRUST COMPANY, AS SECOND LIEN AGENT,DEL

Free format text: SECURITY AGREEMENT;ASSIGNOR:TELCORDIA TECHNOLOGIES, INC.;REEL/FRAME:024523/0756

Effective date: 20100430

AS Assignment

Owner name: TELCORDIA TECHNOLOGIES, INC., NEW JERSEY

Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:027567/0060

Effective date: 20120111

AS Assignment

Owner name: TELCORDIA TECHNOLOGIES, INC., NEW JERSEY

Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:WILMINGTON TRUST COMPANY, AS SECOND LIEN AGENT;REEL/FRAME:027585/0773

Effective date: 20120111