US20220375436A1 - Extending asynchronous frame updates with full frame and partial frame notifications - Google Patents
Extending asynchronous frame updates with full frame and partial frame notifications Download PDFInfo
- Publication number
- US20220375436A1 US20220375436A1 US17/670,969 US202217670969A US2022375436A1 US 20220375436 A1 US20220375436 A1 US 20220375436A1 US 202217670969 A US202217670969 A US 202217670969A US 2022375436 A1 US2022375436 A1 US 2022375436A1
- Authority
- US
- United States
- Prior art keywords
- frame
- frame update
- vertical blanking
- blanking interval
- panel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 abstract description 31
- 230000011664 signaling Effects 0.000 abstract 1
- 239000000872 buffer Substances 0.000 description 7
- 238000012545 processing Methods 0.000 description 5
- 230000008901 benefit Effects 0.000 description 3
- 230000000007 visual effect Effects 0.000 description 3
- 230000008859 change Effects 0.000 description 2
- 230000003068 static effect Effects 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 230000003213 activating effect Effects 0.000 description 1
- 230000003044 adaptive effect Effects 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000004069 differentiation Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000005055 memory storage Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000012549 training Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
- G06F3/1415—Digital output to display device ; Cooperation and interconnection of the display device with other functional units with means for detecting differences between the image stored in the host and the images displayed on the displays
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/39—Control of the bit-mapped memory
- G09G5/393—Arrangements for updating the contents of the bit-mapped memory
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
- H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
- H04N3/16—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by deflecting electron beam in cathode-ray tube, e.g. scanning corrections
- H04N3/24—Blanking circuits
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
- G09G5/006—Details of the interface to the display terminal
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/363—Graphics controllers
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/39—Control of the bit-mapped memory
- G09G5/395—Arrangements specially adapted for transferring the contents of the bit-mapped memory to the screen
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
- H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
- H04N21/443—OS processes, e.g. booting an STB, implementing a Java virtual machine in an STB or power management in an STB
- H04N21/4436—Power management, e.g. shutting down unused components of the receiver
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/63—Generation or supply of power specially adapted for television receivers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N7/00—Television systems
- H04N7/08—Systems for the simultaneous or sequential transmission of more than one television signal, e.g. additional information signals, the signals occupying wholly or partially the same frequency band, e.g. by time division
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/04—Partial updating of the display screen
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
- G09G2330/02—Details of power systems and of start or stop of display operation
- G09G2330/021—Power management, e.g. power saving
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2360/00—Aspects of the architecture of display systems
- G09G2360/12—Frame memory handling
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2360/00—Aspects of the architecture of display systems
- G09G2360/18—Use of a frame buffer in a display terminal, inclusive of the display panel
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2370/00—Aspects of data communication
- G09G2370/04—Exchange of auxiliary data, i.e. other than image data, between monitor and graphics controller
Definitions
- Embodiments described herein generally relate to sending frame updates to a display panel and particularly to providing information to the display panel about the updates.
- FIG. 2 illustrates a first example technique
- FIG. 3 illustrates a second example technique.
- FIG. 5 illustrates a fourth example technique.
- FIG. 6 illustrates a first example logic flow
- FIG. 7 illustrates a second example logic flow.
- FIG. 8 illustrates one embodiment of a storage medium.
- FIG. 9 illustrates one embodiment of a device.
- the present disclosure is generally directed to distinguishing between full frame updates and partial frame updates and to notifying a panel of the expected frame updates.
- the present disclosure provides for communicating a command during a vertical blanking interval to indicate to a panel the type of frame updates.
- an image source can send to a sink, during a vertical blanking period, an indication that either a full or a partial frame update is in the frame update pipeline.
- such a signal or command can be sent where frame updates are pending.
- the lack of such a command after a pre-determined number of lines in the vertical blanking interval may be interpreted as no change in frame content.
- the panel may implement power saving techniques (e.g., related to self-refresh, power gating electronics, or the like).
- Various embodiments may comprise one or more elements.
- An element may comprise any structure arranged to perform certain operations.
- Each element may be implemented as hardware, software, or any combination thereof, as desired for a given set of design parameters or performance constraints.
- an embodiment may be described with a limited number of elements in a certain topology by way of example, the embodiment may include elements in alternate topologies as desired for a given implementation.
- any reference to “one embodiment” or “an embodiment” means that a feature, structure, or characteristic described relating to the embodiment is included in at least one embodiment.
- the appearances of the phrases “in one embodiment,” “in some embodiments,” and “in various embodiments” in various places in the specification are not necessarily all referring to the same embodiment.
- FIG. 1 illustrates a display system 100 , arranged according to at least one embodiment of the disclosure.
- the display system 100 includes a platform 10 and a panel 18 coupled by a display interface 16 .
- the platform 10 can comprise any platform arranged to generate images to be displayed by the panel 18 .
- the platform 10 could be integrated into, part of, or comprise, a laptop computer, a desktop computer, an ultrabook, a cellular telephone, or any processor-based device.
- panel 18 can be integrated into, part of, or comprise, any of a variety of displays, such as, light emitting diode (LED) displays, organic LED (OLED) displays, liquid crystal displays (LCD), or the like.
- Display interface 16 may be any of a variety of display interfaces, such as, for example, a display port interface, an embedded display port interface, a high-definition multimedia interface (HDMI), or the like.
- HDMI high-definition multimedia interface
- Panel 18 may include a receiver 20 , panel registers 22 , panel buffers 24 , timer 26 , display controller 28 and display electronics 30 .
- panel 18 can receive frames (e.g., from platform) at receiver 20 via display interface 16 .
- Receiver 20 can provide the frames to display controller 28 , which in turn, provides the frames for display on display electronics 28 .
- Receiver 20 and/or display electronics may have access to panel registers 22 , which may store indications of settings for panel 18 (e.g., refresh rate, etc.).
- Timer 24 can be coupled to receiver 20 and/or display controller 28 and can operate to provide an expiration of a frame refresh interval, or expiation of a period where the display interface 16 link is shut down to conserve power, for example, when the panel 18 is operating in a self-refresh mode, sometimes referred to as panel self-refresh (PSR).
- PSR panel self-refresh
- Panel buffer 24 provides memory storage for frames received via display interface 16 .
- Display controller 28 can operate to shut down portions of panel (e.g., receiver, or the like) during periods of PSR and can refresh display electronics from indications of the frame stored in panel buffers 24 .
- frames e.g., corresponding to images to be displayed
- a spacing interval typically corresponding to the refresh rate of the panel 18 .
- a spacing interval referred to as a vertical blanking interval (VBI or VBLANK) is disposed between each frame. More particularly, a VBI is a period between the end of the final line of a frame or field and the beginning of the first line of the next frame or field.
- the platform 10 can communicate information regarding future frame updates to the panel 18 during the VBI.
- the transmitter 14 may send to receiver 20 information indicating that either a full frame update is in the pipeline or that a partial frame update is in the pipeline.
- platform 10 may send information to panel 18 indicating the number of full frames to be updated or the number of update blocks of a partial frame update and information about each block (e.g., beginning and ending pixels, or the like).
- platform 10 may send an indication to panel 18 that a synchronization frame is to be sent (e.g., during a period where not frame updates are pending) to synchronize the timing between the platform 10 and the panel 18 , for example, to reduce tears resulting from decoupling the timings during periods of self-refresh, or the like.
- FIG. 1 depicted and described with reference to the system 100 of FIG. 1 . More specifically, these figures describe operations and interactions between a sink (e.g., platform 10 ) and a source (e.g., panel 18 ). However, these techniques may be implemented by a sink and source different than that depicted in FIG. 1 .
- a sink e.g., platform 10
- a source e.g., panel 18
- Technique 200 may be implemented to provide a stretched VBI 211 to facilitate power management features.
- a link e.g., link 16
- the platform 10 may send a frame 220 (e.g., Frame N) with a preselected hold time 230 (e.g., 2-8 lines) to indicate to the source that the next VBI is a stretched VBI 211 .
- the stretched VBI 211 can correspond to the lowest refresh rate of the panel 18 .
- the stretched VBI 211 may be longer that the lowest refresh rate of the panel 18 and the panel 18 may self-refresh (e.g., from panel buffers 24 , or the like) during a stretched VBI 211 .
- platform 10 can send frame 220 to panel 18 with a hold time selected to indicate the duration of the stretched VBI 211 .
- the link 16 can be powered back up and synchronized 240 .
- link 16 can be synchronized based on a fast link training (FLT) method, or the like.
- FLT fast link training
- the source can indicate to the sink information about the following frame update (e.g., type of update, details of the update, or the like).
- platform 10 can notify panel 18 that frame 220 (e.g., Frame N+1) is a full frame update.
- platform 10 can indicate to panel 18 information regarding frame updates via an existing configuration channel within link 16 .
- display port links include an AUX channel, which the platform 10 could use to indicate (e.g., via a control signal, via an information element, via selected symbol or symbol(s), or the like) to the panel 18 that the frame update is a full frame update.
- platform 10 may indicate to panel 18 the number of consecutive full frame updates (e.g., 2, 3, 4, etc.). As such, panel 18 may coordinate and/or schedule power management features based on the number of consecutive full frame updates indicated by platform 10 .
- the link (e.g., link 16 ) between the source and sink may be shut down at the beginning of the stretched VBIs 211 and may be brought back up (e.g., with FLT 240 , or the like) at the end of the stretched VBIs 211 .
- a frame 220 (e.g., frame N) may be sent by the platform 10 to the panel 18 along with a select number of hold lines 230 to indicate a stretched VBI 211 follows the frame 220 , or to indicate that no frame updates follow the frame 200 .
- the link (e.g., link 16 ) between the source and sink may be shut down at the beginning of the stretched VBIs 211 and may be brought back up (e.g., with FLT 240 , or the like) at the end of the stretched VBIs 211 .
- Platform 10 may notify panel 18 of the type of frame update (e.g., partial frame update) and information about the frame update (e.g., number of update blocks, starting and ending pixels for each block, etc.) during a VBI 210 before the partial update.
- platform 10 can notify panel 18 of the partial update (e.g., frame n′) by sending selected symbols or commands 250 in-band during VBI 210 .
- the platform can then send to the panel, via the link between the platform and panel, data associated with the partial frame update.
- platform 10 can send to panel 18 via link 16 partial frame update blocks 270 .
- the timing between platform 10 and panel 18 may be decoupled.
- panel 18 can operate on timing independently from platform 10 (e.g., based on timer 26 , or the like).
- visual artifacts e.g., tearing, or the like
- the present disclosure provides for periodic synchronization between the platform 10 and the panel 18 to reduce introduction of such visible artifacts.
- the platform 10 and panel 18 would repeatedly power up during periods of no frame updates to send a repeat frame to maintain synchronization.
- the present disclosure provides for sending synchronization symbols and/or synchronization data from the platform to the panel to maintain synchronization.
- the platform 10 can notify the panel 18 that synchronization data is to follow a VBI 210 based on indications 250 during the VBI 210 .
- the platform and panel can retain at least some of the power saving features as they are not required to utilize the entire frame generating and decoding circuitry within the platform 10 and panel 18 to maintain synchronization.
- FIG. 5 depicts technique 500 in which platform 10 indicates to panel 18 that synchronization symbols are to be transmitted.
- platform 10 can indicate via assertion of a command or symbols 250 during VBI 210 that synchronization symbols 260 are to be transmitted after the VBI 210 .
- platform 10 and panel 18 can synchronize their timing based on the synchronization symbols 260 .
- synchronization symbols 260 can be selected symbols transmitted in a known arrangement to provide timing synchronization between the platform 10 and panel 18 .
- synchronization symbols 260 can be dummy data transmitted to provide timing synchronization between the platform 10 and panel 18 . It is noted, that the synchronization symbols may have no relationship or bearing on frames 220 or data indicated by frames 220 , but are instead transmitted to provide timing synchronization without necessitating encoding and encoding image data from frames 220 .
- FIG. 6 illustrates a logic flow 600 for communicating an indication of a type of frame update and/or information associated with a frame update.
- Logic flow 600 can be implemented by a platform coupled to a panel, such as, for example, platform 10 coupled to panel 18 .
- Logic flow 600 can begin at decision block 605 .
- decision block 650 “frame updates available?” the platform can determine whether frame updates are available.
- platform 10 can determine whether updated frames 220 are available to transmit to panel 18 .
- logic flow 600 can continue to either block 610 or block 620 .
- logic flow 600 can continue from decision block 605 to block 610 based on a determination that no new frame updates are available.
- logic flow 600 can continue from decision block 605 to block 620 based on a determination that frame updates are available to transmit to the panel.
- the platform can continue the stretched VBI. For example, platform 10 can continue stretched VBI 211 by not activating link 16 .
- “ensure link is active” the platform can ensure that the link between the platform and panel is active. For example, platform 10 can ensure link 16 is active. In some examples, at block 620 , platform 10 can activate link 16 via a FLT procedure.
- the platform can determine whether the update is a full frame update (or a partial frame update). For example, platform 10 can determine whether frame 220 is a full update to the prior frame (e.g., frame n+1, or the like) or a partial update to the prior frame (e.g., frame n′, or the like). From decision block 615 , logic flow 600 can continue to either block 630 or block 650 . For example, logic flow 600 can continue from decision block 615 to block 630 based on a determination that frame update is a full frame update. Conversely, logic flow 600 can continue from decision block 615 to block 650 based on a determination that frame update is not a full frame update.
- the platform can indicate to the panel that the next update is a full frame update. For example, platform 10 can indicate to panel 18 during VBI 210 (e.g., using symbols 250 , or the like) that the frame update is a full frame update.
- the platform can transmit the full frame update to the panel via the link between the platform and panel. For example, platform 10 can transmit to panel 18 , via link 16 , the full frame update 220 .
- the platform can indicate to the panel that the next update is a partial frame update.
- platform 10 can indicate to panel 18 during VBI 210 (e.g., using symbols 250 , or the like) that the frame update is a partial frame update.
- the platform can transmit the data associated with the partial frame update to the panel via the link between the platform and panel.
- platform 10 can transmit to panel 18 , via link 16 , the partial frame update blocks 270 .
- FIG. 7 illustrates a logic flow 700 for receiving an indication of a type of frame update and/or information associated with a frame update.
- Logic flow 700 can be implemented by a panel coupled to a platform, such as, for example, panel 18 coupled to platform 10 .
- Logic flow 700 can begin at block 710 “receive, from a platform, an indication of frame updated during a VBI” a panel can receive from a platform an indication of frame updates during a VBI.
- panel 18 can receive from platform 10 indications 250 of frame updates during a VBI 210 .
- decision block 715 “full frame update indicated?” the panel can determine whether a full frame update (or a partial frame update) was indicated.
- panel 18 can determine whether the platform 10 indicated (e.g., via symbols 250 , or the like) that the frame update 220 is a full update to the prior frame (e.g., frame n+1, or the like) or a partial update to the prior frame (e.g., frame n′, or the like). From decision block 715 , logic flow 700 can continue to either block 720 or decision block 725 . For example, logic flow 700 can continue from decision block 715 to block 720 based on an indication that the frame update is not a full frame update. Conversely, logic flow 700 can continue from decision block 715 to decision block 725 based on an indication that the frame update is a full frame update.
- the panel can determine the number of partial frame update blocks. For example, panel 18 can determine the number of partial frame update block 270 from indication 250 .
- the panel can receive a partial frame update block from the platform. For example, panel 18 can receive partial frame update blocks 270 after the VBI 210 in which partial frame update was indicated.
- the panel can update based on the partial frame update block(s). For example, the panel can refresh the displayed image based on the partial frame update blocks and/or cached frame data. For example, a complete image can be refreshed based on the partial updates and a full frame cache. In some examples, the panel 18 can replace portions of the cached frame with the partial frame update data.
- the panel can determine whether several full frame updates were indicated by the platform. For example, panel 18 can determine whether platform 10 indicated (e.g., at 250 ) how many full frame updates are ready. From decision block 725 , logic flow 700 can continue to either block 750 or block 760 . For example, logic flow 700 can continue from decision block 725 to block 750 based on an indication that multiple full frame updates are available. Conversely, logic flow 700 can continue from decision block 725 to decision block 760 based on no indication of multiple full frame updates.
- the panel can schedule power management functions (e.g., power gating electronics, self-refresh, etc.) based on the number of full frame updates indicated by the platform in VBI 210 .
- Logic flow 700 can continue from block 750 to block 760 .
- the panel can receive a full frame update from the platform.
- panel 18 can receive full frame update 220 from platform 10 via link 16 .
- FIG. 8 illustrates an embodiment of a storage medium 2000 .
- the storage medium 2000 may comprise an article of manufacture.
- the storage medium 2000 may include any non-transitory computer readable medium or machine readable medium, such as an optical, magnetic or semiconductor storage.
- the storage medium 2000 may store various types of computer executable instructions e.g., 2002 ).
- the storage medium 2000 may store various types of computer executable instructions to implement technique 200 .
- the storage medium 2000 may store various types of computer executable instructions to implement technique 300 .
- the storage medium 2000 may store various types of computer executable instructions to implement technique 400 .
- the storage medium 2000 may store various types of computer executable instructions to implement technique 500 .
- the storage medium 2000 may store various types of computer executable instructions to implement logic flow 600 .
- the storage medium 2000 may store various types of computer executable instructions to implement logic flow 700 .
- Examples of a computer readable or machine-readable storage medium may include any tangible media capable of storing electronic data, including volatile memory or non-volatile memory, removable or non-removable memory, erasable or non-erasable memory, writeable or re-writeable memory, and so forth.
- Examples of computer executable instructions may include any suitable type of code, such as source code, compiled code, interpreted code, executable code, static code, dynamic code, object-oriented code, visual code, and the like. The examples are not limited in this context.
- FIG. 9 is a diagram of an exemplary system embodiment and, depicts a platform 3000 , which may include various elements.
- platform (system) 3000 may include a processor/graphics core 3002 , a chipset 3004 , an input/output (I/O) device 3006 , a random-access memory (RAM) (such as dynamic RAM (DRAM)) 3008 , and a read only memory (ROM) 3010 , panel 3020 (e.g., panel 18 , or the like) and various other platform components 3014 (e.g., a fan, a cross flow blower, a heat sink, DTM system, cooling system, housing, vents, and so forth).
- System 3000 may also include wireless communications chip 3016 and graphics device 3018 . The embodiments, however, are not limited to these elements.
- I/O device 3006 , RAM 3008 , and ROM 3010 are coupled to processor 3002 by way of chipset 3004 .
- Chipset 3004 may be coupled to processor 3002 by a bus 3012 .
- bus 3012 may include multiple lines.
- Processor 3002 may be a central processing unit comprising one or more processor cores and may include any number of processors having any number of processor cores.
- the processor 3002 may include any type of processing unit, such as, for example, CPU, multi-processing unit, a reduced instruction set computer (RISC), a processor that has a pipeline, a complex instruction set computer (CISC), digital signal processor (DSP), and so forth.
- processor 3002 may be multiple separate processors located on separate integrated circuit chips.
- processor 3002 may be a processor having integrated graphics, while in other embodiments processor 3002 may be a graphics core or cores.
- Some embodiments may be described using the expression “one embodiment” or “an embodiment” along with their derivatives. These terms mean that a feature, structure, or characteristic described relating to the embodiment is included in at least one embodiment. The appearances of the phrase “in one embodiment” in various places in the specification are not necessarily all referring to the same embodiment. Further, some embodiments may be described using the expression “coupled” and “connected” along with their derivatives. These terms are not necessarily intended as synonyms for each other. For example, some embodiments may be described using the terms “connected” and/or “coupled” to indicate that two or more elements are in direct physical or electrical contact with each other. The term “coupled,” however, may also mean that two or more elements are not in direct contact with each other, yet still co-operate or interact with each other. Furthermore, aspects or elements from different embodiments may be combined.
- Example 1 An apparatus, comprising: a transmitter to send a frame update to a panel via a display interconnect; and a processor coupled to the transmitter, the processor to cause the transmitter to send, during a vertical blanking interval (VBI), an information element to the panel, the information element to include an indication of a frame update.
- VBI vertical blanking interval
- Example 2 The apparatus of example 1, the processor to determine whether the frame update is a full frame update or a partial frame update.
- Example 3 The apparatus of example 2, the processor to cause the transmitter to send, during the VBI, the information element including an indication that the frame update is a full frame update based on a determination that the frame update is a full frame update.
- Example 5 The apparatus of example 4, the processor to cause the transmitter to send, during the VBI, the information element including an indication of the determined number of full frame updates.
- Example 6 The apparatus of example 2, the processor to cause the transmitter to send, during the VBI, the information element including an indication that the frame update is a partial frame update based on a determination that the frame update is a partial frame update.
- Example 7 The apparatus of example 6, the processor to cause the transmitter to send, during the VBI, the information element including an indication of attributes of the partial frame update.
- Example 8 The apparatus of example 7, the attributes comprising at least one of a number of partial frame update blocks or a starting and ending pixel of the partial frame update.
- Example 10 The apparatus of example 9, the display interface comprising a display port interface or an embedded display port interface.
- Example 11 A method comprising: sending, from an image source to an image sink during a vertical blanking interval (VBI), an information element including an indication of a frame update; and sending, from the image source to the image sink, the frame update.
- VBI vertical blanking interval
- Example 12 The method of example 11, comprising determining whether the frame update is a full frame update or a partial frame update.
- Example 13 The method of example 12, comprising sending, during the VBI, the information element including an indication that the frame update is a full frame update based on a determination that the frame update is a full frame update.
- Example 14 The method of example 13, comprising determining a number full frame updates.
- Example 16 The method of example 12, comprising sending, during the VBI, the information element including an indication that the frame update is a partial frame update based on a determination that the frame update is a partial frame update.
- Example 17 The method of example 12, comprising sending, during the VBI, the information element including an indication of attributes of the partial frame update.
- Example 18 The method of example 17, the attributes comprising at least one of a number of partial frame update blocks or a starting and ending pixel of the partial frame update.
- Example 19 At least one machine-readable storage medium comprising instructions that when executed by a processor at a platform coupled to a panel via a display interconnect, cause the processor to: send, to the panel via the display interconnect during a vertical blanking interval (VBI), an information element to the panel, the information element to include an indication of a frame update; and send, to the panel via the display interconnect, the frame update.
- VBI vertical blanking interval
- Example 20 The at least one machine-readable storage medium of example 19, comprising instructions that further cause the processor to determine whether the frame update is a full frame update or a partial frame update.
- Example 22 The at least one machine-readable storage medium of example 20, comprising instructions that further cause the processor to send, during the VBI, the information element including an indication that the frame update is a partial frame update based on a determination that the frame update is a partial frame update.
- Example 23 The at least one machine-readable storage medium of example 22, comprising instructions that further cause the processor to send, during the VBI, the information element including an indication of attributes of the partial frame update.
- Example 24 The at least one machine-readable storage medium of example 23, the attributes comprising at least one of a number of partial frame update blocks or a starting and ending pixel of the partial frame update.
- Example 25 The at least one machine-readable storage medium of example 19, the display interface comprising a display port interface or an embedded display port interface.
- Example 27 The apparatus of example 26, comprising means to determine whether the frame update is a full frame update or a partial frame update.
- Example 28 The apparatus of example 27, comprising means to send, during the VBI, the information element including an indication that the frame update is a full frame update based on a determination that the frame update is a full frame update.
- Example 30 The apparatus of example 29, comprising means to send, during the VBI, the information element including an indication of the determined number of full frame updates.
- Example 31 The apparatus of example 27, comprising means to send, during the VBI, the information element including an indication that the frame update is a partial frame update based on a determination that the frame update is a partial frame update.
- Example 32 The apparatus of example 31, comprising means to send, during the VBI, the information element including an indication of attributes of the partial frame update.
- Example 33 The apparatus of example 32, the attributes comprising at least one of a number of partial frame update blocks or a starting and ending pixel of the partial frame update.
- Example 35 The system of example 34, the processor to determine whether the frame update is a full frame update or a partial frame update.
- Example 36 The system of example 35, the processor to cause the transmitter to send, during the VBI, the information element including an indication that the frame update is a full frame update based on a determination that the frame update is a full frame update.
- Example 37 The system of example 36, the processor to determine a number full frame updates.
- Example 40 The system of example 39, the processor to cause the transmitter to send, during the VBI, the information element including an indication of attributes of the partial frame update.
- Example 42 The system of example 34, comprising a display interface coupled to the transmitter, the display interface to couple to the display interconnect.
- Example 43 The system of example 42, the display interface comprising a display port interface or an embedded display port interface.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Signal Processing (AREA)
- Multimedia (AREA)
- General Engineering & Computer Science (AREA)
- Human Computer Interaction (AREA)
- Computer Graphics (AREA)
- Software Systems (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Television Systems (AREA)
- Controls And Circuits For Display Device (AREA)
Abstract
Disclosed herein are techniques to provide notification of the type and/or attributes of frame updates. A platform can notify a panel of further frame updates, whether the frame update is a full frame update or a partial frame update and attributes of the frame update. The platform can notify the panel of information about the frame update during a vertical blanking interval by asserting a command or signaling the panel using selected symbols during the vertical blanking interval.
Description
- This application is a continuation of, claims the benefit of and priority to previously filed U.S. patent application Ser. No. 16/883,633 filed May 26, 2020, which is a continuation of, claims the benefit of and priority to previously filed U.S. patent application Ser. No. 15/858,025 filed Dec. 29, 2017, granted on May 26, 2020 as U.S. Pat. No. 10,665,210, entitled “EXTENDING ASYNCHRONOUS FRAME UPDATES WITH FULL FRAME AND PARTIAL FRAME NOTIFICATIONS”, which is hereby incorporated by reference in its entirety.
- Embodiments described herein generally relate to sending frame updates to a display panel and particularly to providing information to the display panel about the updates.
- Display panels receive “frames” including indications of pixel data to be displayed from an image source. Typically, frames are communicated from the source periodically, where the period may be coincident with the refresh rate of the display. Often, the frame may not change from period to period. Said differently, pixel data may be static for several frames. In such cases, the display panel can reduce its refresh rate and/or self-refresh by caching a copy of the frame and refreshing the display electronics from the cached copy of the frame.
-
FIG. 1 illustrates an embodiment of a display system. -
FIG. 2 illustrates a first example technique. -
FIG. 3 illustrates a second example technique. -
FIG. 4 illustrates a third example technique. -
FIG. 5 illustrates a fourth example technique. -
FIG. 6 illustrates a first example logic flow. -
FIG. 7 illustrates a second example logic flow. -
FIG. 8 illustrates one embodiment of a storage medium. -
FIG. 9 illustrates one embodiment of a device. - The present disclosure is generally directed to distinguishing between full frame updates and partial frame updates and to notifying a panel of the expected frame updates. In general, the present disclosure provides for communicating a command during a vertical blanking interval to indicate to a panel the type of frame updates. For example, an image source can send to a sink, during a vertical blanking period, an indication that either a full or a partial frame update is in the frame update pipeline. With some examples, such a signal or command can be sent where frame updates are pending. As such, the lack of such a command after a pre-determined number of lines in the vertical blanking interval may be interpreted as no change in frame content. Based on either receiving the command or inferring that no updates are pending (based on not receiving the command) the panel may implement power saving techniques (e.g., related to self-refresh, power gating electronics, or the like).
- Conventional solutions to adaptive frame updates do not provide for partial frame updates. Furthermore, conventional solutions do not provide for notifying the panel of the update and/or type of update. It is noted, that differentiation between full and partial frame updates may provide several advantages. For example, in the case of partial frame updates, the panel may handle the frame update differently from a full frame update to reduce visual tears resulting from the partial update. As another example, the panel may provide various power management operations (e.g., based on resume latencies of the panel). Furthermore, the panel may power up and/or warm up the display based on notifications of updates. Provided herein are systems, display panel and source circuitry, and techniques to provide notification to the display panel of the type of frame update and/or information about the frame updates.
- Various embodiments may comprise one or more elements. An element may comprise any structure arranged to perform certain operations. Each element may be implemented as hardware, software, or any combination thereof, as desired for a given set of design parameters or performance constraints. Although an embodiment may be described with a limited number of elements in a certain topology by way of example, the embodiment may include elements in alternate topologies as desired for a given implementation. It is worthy to note that any reference to “one embodiment” or “an embodiment” means that a feature, structure, or characteristic described relating to the embodiment is included in at least one embodiment. The appearances of the phrases “in one embodiment,” “in some embodiments,” and “in various embodiments” in various places in the specification are not necessarily all referring to the same embodiment.
-
FIG. 1 illustrates adisplay system 100, arranged according to at least one embodiment of the disclosure. As depicted, thedisplay system 100 includes aplatform 10 and apanel 18 coupled by adisplay interface 16. In general, theplatform 10 can comprise any platform arranged to generate images to be displayed by thepanel 18. For example, theplatform 10 could be integrated into, part of, or comprise, a laptop computer, a desktop computer, an ultrabook, a cellular telephone, or any processor-based device. In general,panel 18 can be integrated into, part of, or comprise, any of a variety of displays, such as, light emitting diode (LED) displays, organic LED (OLED) displays, liquid crystal displays (LCD), or the like.Display interface 16 may be any of a variety of display interfaces, such as, for example, a display port interface, an embedded display port interface, a high-definition multimedia interface (HDMI), or the like. - The
platform 10 may have aprocessing unit 12, which can be a conventional processor, a graphics processing unit (GPU) or a combination of conventional processor and GPU.Platform 10 further includes atransmitter 14.Processor 12 andtransmitter 14 may constitutes a display engine.Platform 10 may be provided as a System-on-Chip (SoC), such as may be integrated into a display system device (e.g., mobile phone, laptop, portable media device, etc.). In general,platform 10 sends images for display bypanel 18 viadisplay interface 16. For example,platform 10 can send, viatransmitter 14 anddisplay interface 16, information elements including indications of pixel data (e.g., color, locations, etc.) generated byGPU 12 topanel 18. Such information elements (or “frames”) often sent at intervals corresponding to a frame rate ofpanel 18. This is described in greater detail below. -
Panel 18 may include areceiver 20,panel registers 22,panel buffers 24,timer 26,display controller 28 anddisplay electronics 30. In general,panel 18 can receive frames (e.g., from platform) atreceiver 20 viadisplay interface 16.Receiver 20 can provide the frames to displaycontroller 28, which in turn, provides the frames for display ondisplay electronics 28. Receiver 20 and/or display electronics may have access topanel registers 22, which may store indications of settings for panel 18 (e.g., refresh rate, etc.).Timer 24 can be coupled toreceiver 20 and/ordisplay controller 28 and can operate to provide an expiration of a frame refresh interval, or expiation of a period where thedisplay interface 16 link is shut down to conserve power, for example, when thepanel 18 is operating in a self-refresh mode, sometimes referred to as panel self-refresh (PSR). -
Panel buffer 24 provides memory storage for frames received viadisplay interface 16.Display controller 28 can operate to shut down portions of panel (e.g., receiver, or the like) during periods of PSR and can refresh display electronics from indications of the frame stored inpanel buffers 24. - During operation, frames (e.g., corresponding to images to be displayed) are sent by the
platform 10 topanel 18 at various intervals (typically corresponding to the refresh rate of the panel 18). A spacing interval, referred to as a vertical blanking interval (VBI or VBLANK) is disposed between each frame. More particularly, a VBI is a period between the end of the final line of a frame or field and the beginning of the first line of the next frame or field. - The present disclosure provides that the
platform 10 can communicate information regarding future frame updates to thepanel 18 during the VBI. For example, during operation, thetransmitter 14 may send toreceiver 20 information indicating that either a full frame update is in the pipeline or that a partial frame update is in the pipeline. Furthermore,platform 10 may send information topanel 18 indicating the number of full frames to be updated or the number of update blocks of a partial frame update and information about each block (e.g., beginning and ending pixels, or the like). With some examples,platform 10 may send an indication topanel 18 that a synchronization frame is to be sent (e.g., during a period where not frame updates are pending) to synchronize the timing between theplatform 10 and thepanel 18, for example, to reduce tears resulting from decoupling the timings during periods of self-refresh, or the like. -
FIGS. 2-5 depictexample techniques 200 to 500, respectively, in which a sink can notify a source of future frame updates and/or coordinate panel synchronization. Each of these figures depictsseveral frames 220, each having various labels. For example, a frame may be labeled “Frame N” or “Partial Frame N′” or the like. Where a frame is labeled with the same identification (e.g., “Frame N+1”) it indicates the frames are identical in term of pixel content even though the timestamps might be different. Additionally, where a frame is labeled with an apostrophe, it indicates the frame is a partial update. In general, each frame is surrounded by aVBI 210. - It is to be appreciated, that a limited number and arrangement of frames is depicted in these figures. However, these techniques could be implemented with different numbers and/or configurations of frames than depicted without departing from the scope of the disclosure.
- It is noted that these figures are depicted and described with reference to the
system 100 ofFIG. 1 . More specifically, these figures describe operations and interactions between a sink (e.g., platform 10) and a source (e.g., panel 18). However, these techniques may be implemented by a sink and source different than that depicted inFIG. 1 . - Turning more specifically to
FIG. 2 andtechnique 200.Technique 200 may be implemented to provide a stretchedVBI 211 to facilitate power management features. For example, a link (e.g., link 16) between the sink and source may be powered down during the stretchedVBI 211. To provide the stretched VBI, theplatform 10 may send a frame 220 (e.g., Frame N) with a preselected hold time 230 (e.g., 2-8 lines) to indicate to the source that the next VBI is a stretchedVBI 211. With some examples, the stretchedVBI 211 can correspond to the lowest refresh rate of thepanel 18. In other examples, the stretchedVBI 211 may be longer that the lowest refresh rate of thepanel 18 and thepanel 18 may self-refresh (e.g., from panel buffers 24, or the like) during a stretchedVBI 211. With some examples,platform 10 can sendframe 220 topanel 18 with a hold time selected to indicate the duration of the stretchedVBI 211. - At the end of the stretched
VBI 211, thelink 16 can be powered back up and synchronized 240. For example, link 16 can be synchronized based on a fast link training (FLT) method, or the like. During theVBI 210 following the stretchedVBI 211, the source can indicate to the sink information about the following frame update (e.g., type of update, details of the update, or the like). For example,platform 10 can notifypanel 18 that frame 220 (e.g., Frame N+1) is a full frame update. - As a specific example,
platform 10 can indicate topanel 18 information regarding frame updates via an existing configuration channel withinlink 16. For example, display port links include an AUX channel, which theplatform 10 could use to indicate (e.g., via a control signal, via an information element, via selected symbol or symbol(s), or the like) to thepanel 18 that the frame update is a full frame update. Furthermore,platform 10 may indicate topanel 18 the number of consecutive full frame updates (e.g., 2, 3, 4, etc.). As such,panel 18 may coordinate and/or schedule power management features based on the number of consecutive full frame updates indicated byplatform 10. - For example,
FIG. 3 depictstechnique 300 in whichplatform 10 indicates topanel 18 that 2 consecutive full frame updates are pending. As such,panel 18 can schedule toshutdown link 16 and/or other associated panel electronics during stretchedVBIs 211. Specifically, this figure depictsframes 220 andVBIs 211, corresponding to a normal frame schedule. A frame 220 (e.g., frame N) may be sent topanel 18 along with a select number ofhold lines 230 to indicate a stretchedVBI 211 follows theframe 220, or to indicate that no frame updates follow the frame. The link (e.g., link 16) between the source and sink may be shut down at the beginning of the stretchedVBIs 211 and may be brought back up (e.g., withFLT 240, or the like) at the end of the stretchedVBIs 211. -
Platform 10 may notifypanel 18 of the type of frame update (e.g., full frame update) and the number of consecutive frame updates during aVBI 210 preceding a frame update (e.g.,VBI 210 preceding frame N+1 update, or the like). For example,platform 10 can notifypanel 18 of the type and number of frame updates by sending selected symbols or commands in-band during aVBI 210. - Turning more specifically to
FIG. 4 andtechnique 400, in whichplatform 10 indicates topanel 18 that a partial frame update is pending. For example, “Frame N′” is a partial update to “Frame N”. It is noted, that panels in which frame buffers are disposed may provide for partial updates to a frame. For example,panel 18 may store frame n in panel buffers 24.Platform 10 can send partial updates (e.g., frame n′) topanel 18 and the contents (e.g., pixels) of frame stored in panel buffers 24 updated accordingly. Thepanel 18 can schedule power management features based on notification from theplatform 10 of the partial update and/or details of the partial update (e.g., number of update blocks, starting and ending pixels for each block, etc.). For example, the platform may avoid prematurely power gating panel electronics based on the notification of the partial update. - This figure, like prior figures, depicts
frames 220 andVBIs 211, corresponding to a normal frame schedule. A frame 220 (e.g., frame N) may be sent by theplatform 10 to thepanel 18 along with a select number ofhold lines 230 to indicate a stretchedVBI 211 follows theframe 220, or to indicate that no frame updates follow theframe 200. The link (e.g., link 16) between the source and sink may be shut down at the beginning of the stretchedVBIs 211 and may be brought back up (e.g., withFLT 240, or the like) at the end of the stretchedVBIs 211. -
Platform 10 may notifypanel 18 of the type of frame update (e.g., partial frame update) and information about the frame update (e.g., number of update blocks, starting and ending pixels for each block, etc.) during aVBI 210 before the partial update. For example,platform 10 can notifypanel 18 of the partial update (e.g., frame n′) by sending selected symbols or commands 250 in-band duringVBI 210. - The platform can then send to the panel, via the link between the platform and panel, data associated with the partial frame update. For example,
platform 10 can send topanel 18 vialink 16 partial frame update blocks 270. - During operation, the timing between
platform 10 andpanel 18 may be decoupled. For example, during stretchedVBIs 211,panel 18 can operate on timing independently from platform 10 (e.g., based ontimer 26, or the like). As such, visual artifacts (e.g., tearing, or the like) may manifest due to drift between the timing of theplatform 10 and the timing of thepanel 18. The present disclosure provides for periodic synchronization between theplatform 10 and thepanel 18 to reduce introduction of such visible artifacts. Conventionally, theplatform 10 andpanel 18 would repeatedly power up during periods of no frame updates to send a repeat frame to maintain synchronization. The present disclosure provides for sending synchronization symbols and/or synchronization data from the platform to the panel to maintain synchronization. The present disclosure provides that theplatform 10 can notify thepanel 18 that synchronization data is to follow aVBI 210 based onindications 250 during theVBI 210. As such, the platform and panel can retain at least some of the power saving features as they are not required to utilize the entire frame generating and decoding circuitry within theplatform 10 andpanel 18 to maintain synchronization. - For example,
FIG. 5 depictstechnique 500 in whichplatform 10 indicates topanel 18 that synchronization symbols are to be transmitted. Specifically,platform 10 can indicate via assertion of a command orsymbols 250 duringVBI 210 thatsynchronization symbols 260 are to be transmitted after theVBI 210. As such,platform 10 andpanel 18 can synchronize their timing based on thesynchronization symbols 260. In some examples,synchronization symbols 260 can be selected symbols transmitted in a known arrangement to provide timing synchronization between theplatform 10 andpanel 18. In some examples,synchronization symbols 260 can be dummy data transmitted to provide timing synchronization between theplatform 10 andpanel 18. It is noted, that the synchronization symbols may have no relationship or bearing onframes 220 or data indicated byframes 220, but are instead transmitted to provide timing synchronization without necessitating encoding and encoding image data from frames 220. -
FIG. 6 illustrates alogic flow 600 for communicating an indication of a type of frame update and/or information associated with a frame update.Logic flow 600 can be implemented by a platform coupled to a panel, such as, for example,platform 10 coupled topanel 18.Logic flow 600 can begin atdecision block 605. Atdecision block 650 “frame updates available?” the platform can determine whether frame updates are available. For example,platform 10 can determine whether updatedframes 220 are available to transmit topanel 18. Fromdecision block 605,logic flow 600 can continue to either block 610 or block 620. For example,logic flow 600 can continue fromdecision block 605 to block 610 based on a determination that no new frame updates are available. Conversely,logic flow 600 can continue fromdecision block 605 to block 620 based on a determination that frame updates are available to transmit to the panel. - At block 610 “continue stretched VBI” the platform can continue the stretched VBI. For example,
platform 10 can continue stretchedVBI 211 by not activatinglink 16. Atblock 620 “ensure link is active” the platform can ensure that the link between the platform and panel is active. For example,platform 10 can ensure link 16 is active. In some examples, atblock 620,platform 10 can activate link 16 via a FLT procedure. - Continuing from
block 620 to decision block 615 “update a full frame update?” the platform can determine whether the update is a full frame update (or a partial frame update). For example,platform 10 can determine whetherframe 220 is a full update to the prior frame (e.g., frame n+1, or the like) or a partial update to the prior frame (e.g., frame n′, or the like). Fromdecision block 615,logic flow 600 can continue to either block 630 or block 650. For example,logic flow 600 can continue fromdecision block 615 to block 630 based on a determination that frame update is a full frame update. Conversely,logic flow 600 can continue fromdecision block 615 to block 650 based on a determination that frame update is not a full frame update. - At block 630 “indicate full frame update during next VBI” the platform can indicate to the panel that the next update is a full frame update. For example,
platform 10 can indicate topanel 18 during VBI 210 (e.g., usingsymbols 250, or the like) that the frame update is a full frame update. Continuing to block 640 “transmit full frame to panel via link” the platform can transmit the full frame update to the panel via the link between the platform and panel. For example,platform 10 can transmit topanel 18, vialink 16, thefull frame update 220. - At block, 650 “indicate partial frame update during next VBI” the platform can indicate to the panel that the next update is a partial frame update. For example,
platform 10 can indicate topanel 18 during VBI 210 (e.g., usingsymbols 250, or the like) that the frame update is a partial frame update. Continuing to block 660 “transmit partial frame data to panel via link” the platform can transmit the data associated with the partial frame update to the panel via the link between the platform and panel. For example,platform 10 can transmit topanel 18, vialink 16, the partial frame update blocks 270. -
FIG. 7 illustrates alogic flow 700 for receiving an indication of a type of frame update and/or information associated with a frame update.Logic flow 700 can be implemented by a panel coupled to a platform, such as, for example,panel 18 coupled toplatform 10.Logic flow 700 can begin atblock 710 “receive, from a platform, an indication of frame updated during a VBI” a panel can receive from a platform an indication of frame updates during a VBI. For example,panel 18 can receive fromplatform 10indications 250 of frame updates during aVBI 210. Continuing todecision block 715. Atdecision block 715 “full frame update indicated?” the panel can determine whether a full frame update (or a partial frame update) was indicated. For example,panel 18 can determine whether theplatform 10 indicated (e.g., viasymbols 250, or the like) that theframe update 220 is a full update to the prior frame (e.g., frame n+1, or the like) or a partial update to the prior frame (e.g., frame n′, or the like). Fromdecision block 715,logic flow 700 can continue to either block 720 ordecision block 725. For example,logic flow 700 can continue fromdecision block 715 to block 720 based on an indication that the frame update is not a full frame update. Conversely,logic flow 700 can continue fromdecision block 715 to decision block 725 based on an indication that the frame update is a full frame update. - At block 720 “determine number of partial frame update blocks” the panel can determine the number of partial frame update blocks. For example,
panel 18 can determine the number of partial frame update block 270 fromindication 250. Continuing to block 730 “receive partial frame update block(s)” the panel can receive a partial frame update block from the platform. For example,panel 18 can receive partial frame update blocks 270 after theVBI 210 in which partial frame update was indicated. Continuing to block 740 “update frame data based on partial frame update block(s)” the panel can update based on the partial frame update block(s). For example, the panel can refresh the displayed image based on the partial frame update blocks and/or cached frame data. For example, a complete image can be refreshed based on the partial updates and a full frame cache. In some examples, thepanel 18 can replace portions of the cached frame with the partial frame update data. - At
decision block 725 “number of full frame updates indicates?” the panel can determine whether several full frame updates were indicated by the platform. For example,panel 18 can determine whetherplatform 10 indicated (e.g., at 250) how many full frame updates are ready. Fromdecision block 725,logic flow 700 can continue to either block 750 or block 760. For example,logic flow 700 can continue fromdecision block 725 to block 750 based on an indication that multiple full frame updates are available. Conversely,logic flow 700 can continue fromdecision block 725 to decision block 760 based on no indication of multiple full frame updates. - At
block 750 “schedule power management features based on the number of full frame updates indicated” the panel can schedule power management functions (e.g., power gating electronics, self-refresh, etc.) based on the number of full frame updates indicated by the platform inVBI 210.Logic flow 700 can continue fromblock 750 to block 760. Atblock 760 “receive a full frame update” the panel can receive a full frame update from the platform. For example,panel 18 can receivefull frame update 220 fromplatform 10 vialink 16. -
FIG. 8 illustrates an embodiment of astorage medium 2000. Thestorage medium 2000 may comprise an article of manufacture. In some examples, thestorage medium 2000 may include any non-transitory computer readable medium or machine readable medium, such as an optical, magnetic or semiconductor storage. Thestorage medium 2000 may store various types of computer executable instructions e.g., 2002). Thestorage medium 2000 may store various types of computer executable instructions to implementtechnique 200. Thestorage medium 2000 may store various types of computer executable instructions to implementtechnique 300. Thestorage medium 2000 may store various types of computer executable instructions to implementtechnique 400. Thestorage medium 2000 may store various types of computer executable instructions to implementtechnique 500. Thestorage medium 2000 may store various types of computer executable instructions to implementlogic flow 600. Thestorage medium 2000 may store various types of computer executable instructions to implementlogic flow 700. - Examples of a computer readable or machine-readable storage medium may include any tangible media capable of storing electronic data, including volatile memory or non-volatile memory, removable or non-removable memory, erasable or non-erasable memory, writeable or re-writeable memory, and so forth. Examples of computer executable instructions may include any suitable type of code, such as source code, compiled code, interpreted code, executable code, static code, dynamic code, object-oriented code, visual code, and the like. The examples are not limited in this context.
-
FIG. 9 is a diagram of an exemplary system embodiment and, depicts aplatform 3000, which may include various elements. For instance, this figure depicts that platform (system) 3000 may include a processor/graphics core 3002, achipset 3004, an input/output (I/O)device 3006, a random-access memory (RAM) (such as dynamic RAM (DRAM)) 3008, and a read only memory (ROM) 3010, panel 3020 (e.g.,panel 18, or the like) and various other platform components 3014 (e.g., a fan, a cross flow blower, a heat sink, DTM system, cooling system, housing, vents, and so forth).System 3000 may also includewireless communications chip 3016 andgraphics device 3018. The embodiments, however, are not limited to these elements. - As depicted, I/
O device 3006,RAM 3008, andROM 3010 are coupled toprocessor 3002 by way ofchipset 3004.Chipset 3004 may be coupled toprocessor 3002 by abus 3012. Accordingly,bus 3012 may include multiple lines. -
Processor 3002 may be a central processing unit comprising one or more processor cores and may include any number of processors having any number of processor cores. Theprocessor 3002 may include any type of processing unit, such as, for example, CPU, multi-processing unit, a reduced instruction set computer (RISC), a processor that has a pipeline, a complex instruction set computer (CISC), digital signal processor (DSP), and so forth. In some embodiments,processor 3002 may be multiple separate processors located on separate integrated circuit chips. In someembodiments processor 3002 may be a processor having integrated graphics, while inother embodiments processor 3002 may be a graphics core or cores. - Some embodiments may be described using the expression “one embodiment” or “an embodiment” along with their derivatives. These terms mean that a feature, structure, or characteristic described relating to the embodiment is included in at least one embodiment. The appearances of the phrase “in one embodiment” in various places in the specification are not necessarily all referring to the same embodiment. Further, some embodiments may be described using the expression “coupled” and “connected” along with their derivatives. These terms are not necessarily intended as synonyms for each other. For example, some embodiments may be described using the terms “connected” and/or “coupled” to indicate that two or more elements are in direct physical or electrical contact with each other. The term “coupled,” however, may also mean that two or more elements are not in direct contact with each other, yet still co-operate or interact with each other. Furthermore, aspects or elements from different embodiments may be combined.
- It is emphasized that the Abstract of the Disclosure is provided to allow a reader to quickly ascertain the nature of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims. In addition, in the foregoing Detailed Description, various features are grouped together in a single embodiment for streamlining the disclosure. This method of disclosure is not to be interpreted as reflecting an intention that the claimed embodiments require more features than are expressly recited in each claim. Rather, as the following claims reflect, inventive subject matter lies in less than all features of a single disclosed embodiment. Thus, the following claims are hereby incorporated into the Detailed Description, with each claim standing on its own as a separate embodiment. In the appended claims, the terms “including” and “in which” are used as the Plain-English equivalents of the respective terms “comprising” and “wherein,” respectively. Moreover, the terms “first,” “second,” “third,” and so forth, are used merely as labels, and are not intended to impose numerical requirements on their objects.
- What has been described above includes examples of the disclosed architecture. It is, of course, not possible to describe every conceivable combination of components and/or methodologies, but one of ordinary skill in the art may recognize that many further combinations and permutations are possible. Accordingly, the novel architecture is intended to embrace all such alterations, modifications and variations that fall within the spirit and scope of the appended claims. The detailed disclosure now turns to providing examples that pertain to further embodiments. The examples provided below are not intended to be limiting.
- Example 1. An apparatus, comprising: a transmitter to send a frame update to a panel via a display interconnect; and a processor coupled to the transmitter, the processor to cause the transmitter to send, during a vertical blanking interval (VBI), an information element to the panel, the information element to include an indication of a frame update.
- Example 2. The apparatus of example 1, the processor to determine whether the frame update is a full frame update or a partial frame update.
- Example 3. The apparatus of example 2, the processor to cause the transmitter to send, during the VBI, the information element including an indication that the frame update is a full frame update based on a determination that the frame update is a full frame update.
- Example 4. The apparatus of example 3, the processor to determine a number full frame updates.
- Example 5. The apparatus of example 4, the processor to cause the transmitter to send, during the VBI, the information element including an indication of the determined number of full frame updates.
- Example 6. The apparatus of example 2, the processor to cause the transmitter to send, during the VBI, the information element including an indication that the frame update is a partial frame update based on a determination that the frame update is a partial frame update.
- Example 7. The apparatus of example 6, the processor to cause the transmitter to send, during the VBI, the information element including an indication of attributes of the partial frame update.
- Example 8. The apparatus of example 7, the attributes comprising at least one of a number of partial frame update blocks or a starting and ending pixel of the partial frame update.
- Example 9. The apparatus of example 1, comprising a display interface coupled to the transmitter, the display interface to couple to the display interconnect.
- Example 10. The apparatus of example 9, the display interface comprising a display port interface or an embedded display port interface.
- Example 11. A method comprising: sending, from an image source to an image sink during a vertical blanking interval (VBI), an information element including an indication of a frame update; and sending, from the image source to the image sink, the frame update.
- Example 12. The method of example 11, comprising determining whether the frame update is a full frame update or a partial frame update.
- Example 13. The method of example 12, comprising sending, during the VBI, the information element including an indication that the frame update is a full frame update based on a determination that the frame update is a full frame update.
- Example 14. The method of example 13, comprising determining a number full frame updates.
- Example 15. The method of example 14, comprising sending, during the VBI, the information element including an indication of the determined number of full frame updates.
- Example 16. The method of example 12, comprising sending, during the VBI, the information element including an indication that the frame update is a partial frame update based on a determination that the frame update is a partial frame update.
- Example 17. The method of example 12, comprising sending, during the VBI, the information element including an indication of attributes of the partial frame update.
- Example 18. The method of example 17, the attributes comprising at least one of a number of partial frame update blocks or a starting and ending pixel of the partial frame update.
- Example 19. At least one machine-readable storage medium comprising instructions that when executed by a processor at a platform coupled to a panel via a display interconnect, cause the processor to: send, to the panel via the display interconnect during a vertical blanking interval (VBI), an information element to the panel, the information element to include an indication of a frame update; and send, to the panel via the display interconnect, the frame update.
- Example 20. The at least one machine-readable storage medium of example 19, comprising instructions that further cause the processor to determine whether the frame update is a full frame update or a partial frame update.
- Example 21. The at least one machine-readable storage medium of example 20, comprising instructions that further cause the processor to, based on a determination that the frame update is a full frame update: determine a number of full frame updates; send, during the VBI, the information element including an indication that the frame update is a full frame update and an indication of the determined number of full frame updates.
- Example 22. The at least one machine-readable storage medium of example 20, comprising instructions that further cause the processor to send, during the VBI, the information element including an indication that the frame update is a partial frame update based on a determination that the frame update is a partial frame update.
- Example 23. The at least one machine-readable storage medium of example 22, comprising instructions that further cause the processor to send, during the VBI, the information element including an indication of attributes of the partial frame update.
- Example 24. The at least one machine-readable storage medium of example 23, the attributes comprising at least one of a number of partial frame update blocks or a starting and ending pixel of the partial frame update.
- Example 25. The at least one machine-readable storage medium of example 19, the display interface comprising a display port interface or an embedded display port interface.
- Example 26. An apparatus comprising: means to send, from an image source to an image sink during a vertical blanking interval (VBI), an information element including an indication of a frame update; and means to send, from the image source to the image sink, the frame update.
- Example 27. The apparatus of example 26, comprising means to determine whether the frame update is a full frame update or a partial frame update.
- Example 28. The apparatus of example 27, comprising means to send, during the VBI, the information element including an indication that the frame update is a full frame update based on a determination that the frame update is a full frame update.
- Example 29. The apparatus of example 28, comprising means to determine a number full frame updates.
- Example 30. The apparatus of example 29, comprising means to send, during the VBI, the information element including an indication of the determined number of full frame updates.
- Example 31. The apparatus of example 27, comprising means to send, during the VBI, the information element including an indication that the frame update is a partial frame update based on a determination that the frame update is a partial frame update.
- Example 32. The apparatus of example 31, comprising means to send, during the VBI, the information element including an indication of attributes of the partial frame update.
- Example 33. The apparatus of example 32, the attributes comprising at least one of a number of partial frame update blocks or a starting and ending pixel of the partial frame update.
- Example 34. A system comprising: a panel; and a platform coupled to the panel via a display interconnect, the platform comprising: a transmitter to send a frame update to the panel via the display interconnect; and a processor coupled to the transmitter, the processor to cause the transmitter to send, during a vertical blanking interval (VBI), an information element to the panel, the information element to include an indication of a frame update.
- Example 35. The system of example 34, the processor to determine whether the frame update is a full frame update or a partial frame update.
- Example 36. The system of example 35, the processor to cause the transmitter to send, during the VBI, the information element including an indication that the frame update is a full frame update based on a determination that the frame update is a full frame update.
- Example 37. The system of example 36, the processor to determine a number full frame updates.
- Example 38. The system of example 37, the processor to cause the transmitter to send, during the VBI, the information element including an indication of the determined number of full frame updates.
- Example 39. The system of example 35, the processor to cause the transmitter to send, during the VBI, the information element including an indication that the frame update is a partial frame update based on a determination that the frame update is a partial frame update.
- Example 40. The system of example 39, the processor to cause the transmitter to send, during the VBI, the information element including an indication of attributes of the partial frame update.
- Example 41. The system of example 40, the attributes comprising at least one of a number of partial frame update blocks or a starting and ending pixel of the partial frame update.
- Example 42. The system of example 34, comprising a display interface coupled to the transmitter, the display interface to couple to the display interconnect.
- Example 43. The system of example 42, the display interface comprising a display port interface or an embedded display port interface.
Claims (26)
1-25. (canceled)
26. An apparatus comprising:
a processor;
a transmitter coupled to the processor, the transmitter to transmit, during a vertical blanking interval, one or more symbols to a display panel, wherein the one or more symbols are indicative of whether a frame update to be sent after the vertical blanking interval is to be a full frame or a partial frame.
27. The apparatus of claim 26 , wherein the transmitter is further to transmit the frame update in a frame update period that is immediately after the vertical blanking interval.
28. The apparatus of claim 26 , wherein the transmitter is further to transmit one or more symbols indicative of a duration of a subsequent vertical blanking interval.
29. The apparatus of claim 28 , wherein a link between the transmitter and the display panel is to be powered down during at least part of the subsequent vertical blanking interval.
30. The apparatus of claim 28 , wherein the duration of the subsequent vertical blanking interval corresponds to a minimum refresh rate of the display panel.
31. The apparatus of claim 28 , wherein the duration of the subsequent vertical blanking interval is more than a duration of a vertical blanking interval at a minimum refresh rate of the display panel.
32. The apparatus of claim 26 , wherein to transmit the one or more symbols to a display panel comprises to:
send a first packet to the display panel, wherein the first packet indicates that the transmitter will send the frame update after the vertical blanking interval; and
send a second packet different from the first packet to the display panel, wherein the second packet indicates whether the frame update is to be a full frame or a partial frame.
33. The apparatus of claim 26 , wherein to transmit the one or more symbols to a display panel comprises to send a packet to the display panel, wherein the packet indicates that the transmitter will send the frame update after the vertical blanking interval and indicates whether the frame update is to be a full frame or a partial frame.
34. The apparatus of claim 26 , further comprising the display panel, wherein the display panel is to:
receive, during the vertical blanking interval, the one or more symbols from the transmitter; and
receive the frame update after the vertical blanking interval.
35. The apparatus of claim 26 , wherein the transmitter is further to transmit one or more synchronization symbols during one or more stretched vertical blanking intervals.
36. An apparatus comprising:
a display panel to:
receive, during a vertical blanking interval, one or more symbols from a transmitter, wherein the one or more symbols are indicative of whether a frame update to be sent after the vertical blanking interval is to be a full frame or a partial frame; and
receive the frame update after the vertical blanking interval.
37. The apparatus of claim 36 , wherein the display panel is to receive the frame update in a frame update period that is immediately after the vertical blanking interval.
38. The apparatus of claim 36 , wherein the display panel is further to receive one or more symbols indicative of a duration of a subsequent vertical blanking interval.
39. The apparatus of claim 38 , wherein a link between the transmitter and the display panel is to be powered down during at least part of the subsequent vertical blanking interval.
40. The apparatus of claim 36 , wherein to receive the one or more symbols from the transmitter comprises to:
receive a first packet from the transmitter, wherein the first packet indicates that the transmitter will send the frame update after the vertical blanking interval; and
receive a second packet different from the first packet from the transmitter, wherein the second packet indicates whether the frame update is to be a full frame or a partial frame.
41. The apparatus of claim 36 , wherein to receive the one or more symbols from the transmitter comprises to receive a packet from the transmitter, wherein the packet indicates that the transmitter will send the frame update after the vertical blanking interval and indicates whether the frame update is to be a full frame or a partial frame.
42. The apparatus of claim 36 , further comprising:
a processor;
the transmitter, wherein the transmitter is coupled to the processor, wherein the transmitter is to transmit, during the vertical blanking interval, the one or more symbols to the display panel.
43. The apparatus of claim 36 , wherein the display panel is further to receive one or more synchronization symbols during one or more stretched vertical blanking intervals.
44. An apparatus comprising:
an image source to transmit, during a vertical blanking interval, one or more symbols to an image sink, wherein the one or more symbols are indicative of whether a frame update to be sent after the vertical blanking interval is to be a full frame or a partial frame.
45. The apparatus of claim 44 , wherein the image source is further to transmit the frame update in a frame update period that is immediately after the vertical blanking interval.
46. The apparatus of claim 44 , wherein the image source is further to transmit one or more symbols indicative of a duration of a subsequent vertical blanking interval.
47. The apparatus of claim 46 , wherein a link between the image source and the image sink is to be powered down during at least part of the subsequent vertical blanking interval.
48. The apparatus of claim 44 , wherein to transmit the one or more symbols to an image sink comprises to:
send a first packet to the image sink, wherein the first packet indicates that the image source will send the frame update after the vertical blanking interval; and
send a second packet different from the first packet to the image sink, wherein the second packet indicates whether the frame update is to be a full frame or a partial frame.
49. The apparatus of claim 44 , wherein to transmit the one or more symbols to an image sink comprises to send a packet to the image sink, wherein the packet indicates that the image source will send the frame update after the vertical blanking interval and indicates whether the frame update is to be a full frame or a partial frame.
50. The apparatus of claim 44 , further comprising the image sink, wherein the image sink is to:
receive, during the vertical blanking interval, the one or more symbols from the image source; and
receive the frame update after the vertical blanking interval.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/670,969 US20220375436A1 (en) | 2017-12-29 | 2022-02-14 | Extending asynchronous frame updates with full frame and partial frame notifications |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/858,025 US10665210B2 (en) | 2017-12-29 | 2017-12-29 | Extending asynchronous frame updates with full frame and partial frame notifications |
US16/883,633 US20210110797A1 (en) | 2017-12-29 | 2020-05-26 | Extending asynchronous frame updates with full frame and partial frame notifications |
US17/670,969 US20220375436A1 (en) | 2017-12-29 | 2022-02-14 | Extending asynchronous frame updates with full frame and partial frame notifications |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/883,633 Continuation US20210110797A1 (en) | 2017-12-29 | 2020-05-26 | Extending asynchronous frame updates with full frame and partial frame notifications |
Publications (1)
Publication Number | Publication Date |
---|---|
US20220375436A1 true US20220375436A1 (en) | 2022-11-24 |
Family
ID=65231151
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/858,025 Active US10665210B2 (en) | 2017-12-29 | 2017-12-29 | Extending asynchronous frame updates with full frame and partial frame notifications |
US16/883,633 Abandoned US20210110797A1 (en) | 2017-12-29 | 2020-05-26 | Extending asynchronous frame updates with full frame and partial frame notifications |
US17/670,969 Abandoned US20220375436A1 (en) | 2017-12-29 | 2022-02-14 | Extending asynchronous frame updates with full frame and partial frame notifications |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/858,025 Active US10665210B2 (en) | 2017-12-29 | 2017-12-29 | Extending asynchronous frame updates with full frame and partial frame notifications |
US16/883,633 Abandoned US20210110797A1 (en) | 2017-12-29 | 2020-05-26 | Extending asynchronous frame updates with full frame and partial frame notifications |
Country Status (4)
Country | Link |
---|---|
US (3) | US10665210B2 (en) |
JP (2) | JP7310063B2 (en) |
CN (2) | CN115580688A (en) |
DE (1) | DE102018130365A1 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11375253B2 (en) * | 2019-05-15 | 2022-06-28 | Intel Corporation | Link bandwidth improvement techniques |
US11062674B2 (en) | 2019-06-28 | 2021-07-13 | Intel Corporation | Combined panel self-refresh (PSR) and adaptive synchronization systems and methods |
CN113742381B (en) * | 2021-08-30 | 2023-07-25 | 欧电云信息科技(江苏)有限公司 | Cache acquisition method, device and computer readable medium |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080143729A1 (en) * | 2006-12-15 | 2008-06-19 | Nvidia Corporation | System, method and computer program product for adjusting a refresh rate of a display for power savings |
US20130021352A1 (en) * | 2011-07-18 | 2013-01-24 | David Wyatt | Method and apparatus for performing burst refresh of a self-refreshing display device |
US20130057512A1 (en) * | 2011-09-07 | 2013-03-07 | Synaptics Incorporated | Distributed blanking for touch optimization |
US20140092150A1 (en) * | 2012-10-02 | 2014-04-03 | Nvidia Corporation | System, method, and computer program product for modifying a pixel value as a function of a display duration estimate |
US20150379665A1 (en) * | 2014-06-27 | 2015-12-31 | Seh W. Kwa | Power Optimization with Dynamic Frame Rate Support |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003111037A (en) * | 2001-09-28 | 2003-04-11 | Asahi National Broadcasting Co Ltd | Data packet conversion method |
JP4850689B2 (en) * | 2006-12-22 | 2012-01-11 | キヤノン株式会社 | Image processing apparatus, image processing method, image processing program, and storage medium |
KR100884400B1 (en) * | 2007-01-23 | 2009-02-17 | 삼성전자주식회사 | Image process apparatus and method thereof |
US8274501B2 (en) * | 2008-11-18 | 2012-09-25 | Intel Corporation | Techniques to control self refresh display functionality |
US8643658B2 (en) * | 2009-12-30 | 2014-02-04 | Intel Corporation | Techniques for aligning frame data |
US8749568B2 (en) * | 2010-01-11 | 2014-06-10 | Apple Inc. | Parameter FIFO |
TWI428892B (en) * | 2010-05-19 | 2014-03-01 | Mstar Semiconductor Inc | Apparatus for controlling three-dimensional display device and the corresponding three-dimensional glasses |
US8941592B2 (en) | 2010-09-24 | 2015-01-27 | Intel Corporation | Techniques to control display activity |
KR20140099135A (en) * | 2013-02-01 | 2014-08-11 | 삼성전자주식회사 | System on chip updating partial frame of imge and operating method thereof |
JP6321213B2 (en) | 2014-12-08 | 2018-05-09 | シャープ株式会社 | Display control device, display device, and display control method |
KR102316983B1 (en) * | 2015-04-30 | 2021-10-25 | 엘지디스플레이 주식회사 | Display device |
JP6085739B1 (en) | 2016-04-12 | 2017-03-01 | 株式会社セレブレクス | Low power consumption display device |
-
2017
- 2017-12-29 US US15/858,025 patent/US10665210B2/en active Active
-
2018
- 2018-10-11 JP JP2018192901A patent/JP7310063B2/en active Active
- 2018-11-29 DE DE102018130365.3A patent/DE102018130365A1/en active Pending
- 2018-11-29 CN CN202211088676.1A patent/CN115580688A/en active Pending
- 2018-11-29 CN CN201811443232.9A patent/CN110035200A/en active Pending
-
2020
- 2020-05-26 US US16/883,633 patent/US20210110797A1/en not_active Abandoned
-
2022
- 2022-02-14 US US17/670,969 patent/US20220375436A1/en not_active Abandoned
- 2022-08-10 JP JP2022128103A patent/JP7447196B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080143729A1 (en) * | 2006-12-15 | 2008-06-19 | Nvidia Corporation | System, method and computer program product for adjusting a refresh rate of a display for power savings |
US20130021352A1 (en) * | 2011-07-18 | 2013-01-24 | David Wyatt | Method and apparatus for performing burst refresh of a self-refreshing display device |
US20130057512A1 (en) * | 2011-09-07 | 2013-03-07 | Synaptics Incorporated | Distributed blanking for touch optimization |
US20140092150A1 (en) * | 2012-10-02 | 2014-04-03 | Nvidia Corporation | System, method, and computer program product for modifying a pixel value as a function of a display duration estimate |
US20150379665A1 (en) * | 2014-06-27 | 2015-12-31 | Seh W. Kwa | Power Optimization with Dynamic Frame Rate Support |
Non-Patent Citations (1)
Title |
---|
Kim, T., & Kwa, S. (2014, June). 22.1: Invited Paper: Challenges and Requirements of Power Saving Techniques on Mobile Platforms. In SID Symposium Digest of Technical Papers (Vol. 45, No. 1, pp. 275-278). * |
Also Published As
Publication number | Publication date |
---|---|
DE102018130365A1 (en) | 2019-07-04 |
CN110035200A (en) | 2019-07-19 |
CN115580688A (en) | 2023-01-06 |
JP2019122024A (en) | 2019-07-22 |
JP2022169633A (en) | 2022-11-09 |
JP7447196B2 (en) | 2024-03-11 |
US10665210B2 (en) | 2020-05-26 |
US20190043458A1 (en) | 2019-02-07 |
JP7310063B2 (en) | 2023-07-19 |
US20210110797A1 (en) | 2021-04-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20220375436A1 (en) | Extending asynchronous frame updates with full frame and partial frame notifications | |
US10559285B2 (en) | Asynchronous single frame update for self-refreshing panels | |
CN102841671B (en) | Support the method and apparatus being coupled to the self-refresh display device of graphics controller | |
KR100985691B1 (en) | Method, display, graphics system and computer system for power efficient displays | |
US9030481B2 (en) | Method and apparatus for reducing power usage during video presentation on a display | |
US10096080B2 (en) | Power optimization with dynamic frame rate support | |
KR101217352B1 (en) | Hybrid graphics display power management | |
RU2011113545A (en) | TECHNOLOGIES FOR MANAGING THE USE OF POWER ENERGY | |
US20070153007A1 (en) | Method, processing system and computer system for sparse update displays | |
US20230064642A1 (en) | Co-existence of full frame and partial frame idle image updates | |
US11782540B2 (en) | Front buffer rendering for variable refresh rate display | |
KR20150113063A (en) | Method and device for saving power in a display pipeline by powering down idle components | |
US11763414B2 (en) | Glitchless GPU switching at a multiplexer | |
US20130083047A1 (en) | System and method for buffering a video signal | |
CN102609073A (en) | Display method of tablet computer | |
US10955903B2 (en) | Low power advertising mode for sequential image presentation | |
US20190222625A1 (en) | Single stream format for multiple display modes |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |