US20220293801A1 - Uv-curing of light-receiving surfaces of solar cells - Google Patents
Uv-curing of light-receiving surfaces of solar cells Download PDFInfo
- Publication number
- US20220293801A1 US20220293801A1 US17/829,152 US202217829152A US2022293801A1 US 20220293801 A1 US20220293801 A1 US 20220293801A1 US 202217829152 A US202217829152 A US 202217829152A US 2022293801 A1 US2022293801 A1 US 2022293801A1
- Authority
- US
- United States
- Prior art keywords
- layer
- arc
- solar cell
- forming
- arc layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000006117 anti-reflective coating Substances 0.000 claims abstract description 124
- 238000000034 method Methods 0.000 claims abstract description 64
- 239000000758 substrate Substances 0.000 claims abstract description 57
- 230000005855 radiation Effects 0.000 claims abstract description 31
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 28
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 28
- 239000010703 silicon Substances 0.000 claims abstract description 28
- 238000000137 annealing Methods 0.000 claims abstract description 20
- 239000000463 material Substances 0.000 claims description 37
- 230000008569 process Effects 0.000 claims description 31
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 21
- 238000010438 heat treatment Methods 0.000 claims description 17
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 17
- 229910021417 amorphous silicon Inorganic materials 0.000 claims description 15
- 229910021424 microcrystalline silicon Inorganic materials 0.000 claims description 13
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 9
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 9
- 239000001257 hydrogen Substances 0.000 claims description 8
- 229910052739 hydrogen Inorganic materials 0.000 claims description 8
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 claims description 7
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 7
- 238000000231 atomic layer deposition Methods 0.000 claims description 6
- 239000007789 gas Substances 0.000 claims description 5
- 238000005224 laser annealing Methods 0.000 claims description 5
- 229910021421 monocrystalline silicon Inorganic materials 0.000 claims description 4
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 claims description 3
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 claims description 2
- 238000004519 manufacturing process Methods 0.000 abstract description 16
- 238000003848 UV Light-Curing Methods 0.000 abstract description 6
- 229910052751 metal Inorganic materials 0.000 description 27
- 239000002184 metal Substances 0.000 description 27
- 239000011888 foil Substances 0.000 description 13
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 13
- 238000000151 deposition Methods 0.000 description 10
- 230000015572 biosynthetic process Effects 0.000 description 9
- 229910052782 aluminium Inorganic materials 0.000 description 8
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical group [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 8
- 238000013459 approach Methods 0.000 description 7
- 239000000377 silicon dioxide Substances 0.000 description 7
- 230000008021 deposition Effects 0.000 description 6
- 230000015556 catabolic process Effects 0.000 description 5
- 238000006731 degradation reaction Methods 0.000 description 5
- 239000012535 impurity Substances 0.000 description 5
- 238000002161 passivation Methods 0.000 description 5
- 238000012876 topography Methods 0.000 description 5
- 239000010949 copper Substances 0.000 description 4
- 238000013036 cure process Methods 0.000 description 4
- 239000002019 doping agent Substances 0.000 description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical group [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 230000003247 decreasing effect Effects 0.000 description 3
- 239000002784 hot electron Substances 0.000 description 3
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 3
- 230000003647 oxidation Effects 0.000 description 3
- 238000007254 oxidation reaction Methods 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 238000007747 plating Methods 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- 235000012239 silicon dioxide Nutrition 0.000 description 3
- 229910002704 AlGaN Inorganic materials 0.000 description 2
- 229910002601 GaN Inorganic materials 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 2
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 229910021419 crystalline silicon Inorganic materials 0.000 description 2
- 238000001723 curing Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000009713 electroplating Methods 0.000 description 2
- 230000002401 inhibitory effect Effects 0.000 description 2
- 230000007774 longterm Effects 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 238000001228 spectrum Methods 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 229910000838 Al alloy Inorganic materials 0.000 description 1
- WHXSMMKQMYFTQS-UHFFFAOYSA-N Lithium Chemical compound [Li] WHXSMMKQMYFTQS-UHFFFAOYSA-N 0.000 description 1
- FYYHWMGAXLPEAU-UHFFFAOYSA-N Magnesium Chemical compound [Mg] FYYHWMGAXLPEAU-UHFFFAOYSA-N 0.000 description 1
- 229910018557 Si O Inorganic materials 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- HCHKCACWOHOZIP-UHFFFAOYSA-N Zinc Chemical compound [Zn] HCHKCACWOHOZIP-UHFFFAOYSA-N 0.000 description 1
- 238000010521 absorption reaction Methods 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 239000013068 control sample Substances 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 230000004069 differentiation Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000007772 electroless plating Methods 0.000 description 1
- 238000010893 electron trap Methods 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-M hydroxide Chemical compound [OH-] XLYOFNOQVPJJNP-UHFFFAOYSA-M 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 230000008676 import Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 230000005527 interface trap Effects 0.000 description 1
- 230000001788 irregular Effects 0.000 description 1
- 238000000608 laser ablation Methods 0.000 description 1
- 238000010329 laser etching Methods 0.000 description 1
- 229910052744 lithium Inorganic materials 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 229910052749 magnesium Inorganic materials 0.000 description 1
- 239000011777 magnesium Substances 0.000 description 1
- WPBNNNQJVZRUHP-UHFFFAOYSA-L manganese(2+);methyl n-[[2-(methoxycarbonylcarbamothioylamino)phenyl]carbamothioyl]carbamate;n-[2-(sulfidocarbothioylamino)ethyl]carbamodithioate Chemical compound [Mn+2].[S-]C(=S)NCCNC([S-])=S.COC(=O)NC(=S)NC1=CC=CC=C1NC(=S)NC(=O)OC WPBNNNQJVZRUHP-UHFFFAOYSA-L 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 238000011112 process operation Methods 0.000 description 1
- 230000006798 recombination Effects 0.000 description 1
- 238000005215 recombination Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Inorganic materials [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 1
- 239000002904 solvent Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 230000002123 temporal effect Effects 0.000 description 1
- 229910052718 tin Inorganic materials 0.000 description 1
- 239000011135 tin Substances 0.000 description 1
- 238000003949 trap density measurement Methods 0.000 description 1
- 239000011701 zinc Substances 0.000 description 1
- 229910052725 zinc Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0216—Coatings
- H01L31/02161—Coatings for devices characterised by at least one potential jump barrier or surface barrier
- H01L31/02167—Coatings for devices characterised by at least one potential jump barrier or surface barrier for solar cells
- H01L31/02168—Coatings for devices characterised by at least one potential jump barrier or surface barrier for solar cells the coatings being antireflective or having enhancing optical properties for the solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0216—Coatings
- H01L31/02161—Coatings for devices characterised by at least one potential jump barrier or surface barrier
- H01L31/02167—Coatings for devices characterised by at least one potential jump barrier or surface barrier for solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0236—Special surface textures
- H01L31/02363—Special surface textures of the semiconductor body itself, e.g. textured active layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
- H01L31/068—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN homojunction type, e.g. bulk silicon PN homojunction solar cells or thin film polycrystalline silicon PN homojunction solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
- H01L31/072—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type
- H01L31/0745—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type comprising a AIVBIV heterojunction, e.g. Si/Ge, SiGe/Si or Si/SiC solar cells
- H01L31/0747—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type comprising a AIVBIV heterojunction, e.g. Si/Ge, SiGe/Si or Si/SiC solar cells comprising a heterojunction of crystalline and amorphous materials, e.g. heterojunction with intrinsic thin layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/186—Particular post-treatment for the devices, e.g. annealing, impurity gettering, short-circuit elimination, recrystallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/186—Particular post-treatment for the devices, e.g. annealing, impurity gettering, short-circuit elimination, recrystallisation
- H01L31/1864—Annealing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/186—Particular post-treatment for the devices, e.g. annealing, impurity gettering, short-circuit elimination, recrystallisation
- H01L31/1868—Passivation
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/546—Polycrystalline silicon PV cells
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/547—Monocrystalline silicon PV cells
Definitions
- Embodiments of the present disclosure are in the field of renewable energy and, in particular, UV-curing of light-receiving surfaces of solar cells.
- Photovoltaic cells are well known devices for direct conversion of solar radiation into electrical energy.
- solar cells are fabricated on a semiconductor wafer or substrate using semiconductor processing techniques to form a p-n junction near a surface of the substrate.
- Solar radiation impinging on the surface of, and entering into, the substrate creates electron and hole pairs in the bulk of the substrate.
- the electron and hole pairs migrate to p-doped and n-doped regions in the substrate, thereby generating a voltage differential between the doped regions.
- the doped regions are connected to conductive regions on the solar cell to direct an electrical current from the cell to an external circuit coupled thereto.
- FIGS. 1A-1F illustrate cross-sectional views of various stages in the fabrication of a solar cell, in accordance with an embodiment of the present disclosure, wherein:
- FIG. 1A illustrates a starting substrate of a solar cell
- FIG. 1B illustrates the structure of FIG. 1A following formation of a passivating dielectric layer on a light-receiving surface of the substrate;
- FIG. 1C illustrates the structure of FIG. 1B following optional formation of an intermediate material layer on the passivating dielectric layer
- FIG. 1D illustrates the structure of FIG. 1C following formation of an anti-reflective coating (ARC) layer on the intermediate material layer;
- ARC anti-reflective coating
- FIG. 1E illustrates the structure of FIG. 1D following exposure of the ARC layer to ultra-violet (UV) radiation
- FIG. 1F illustrates the structure of FIG. 1E following thermal annealing of the ARC layer.
- FIG. 2 is a flowchart listing operations in a method of fabricating a solar cell as corresponding to FIGS. 1A-1F , in accordance with an embodiment of the present disclosure.
- FIG. 3 illustrates a cross-sectional view of a back-contact solar cell having emitter regions formed above a back surface of a substrate and having a UV-cured and thermally annealed ARC layer at a light-receiving surface of the substrate, in accordance with an embodiment of the present disclosure.
- FIG. 4 illustrates a cross-sectional view of a back-contact solar cell having emitter regions formed in a back surface of a substrate and having a UV-cured and thermally annealed ARC layer at a light-receiving surface of the substrate, in accordance with an embodiment of the present disclosure.
- FIG. 5 is a plot demonstrating UV stability for samples having undergone a UV cure versus samples not having undergone a UV cure, in accordance with an embodiment of the present disclosure.
- FIG. 6 is a plot demonstrating that higher J 0 prior to anneal provides improved UV stability, in accordance with an embodiment of the present disclosure.
- first “First,” “Second,” etc. As used herein, these terms are used as labels for nouns that they precede, and do not imply any type of ordering (e.g., spatial, temporal, logical, etc.). For example, reference to a “first” solar cell does not necessarily imply that this solar cell is the first solar cell in a sequence; instead the term “first” is used to differentiate this solar cell from another solar cell (e.g., a “second” solar cell).
- Coupled means that one element/node/feature is directly or indirectly joined to (or directly or indirectly communicates with) another element/node/feature, and not necessarily mechanically.
- inhibit is used to describe a reducing or minimizing effect. When a component or feature is described as inhibiting an action, motion, or condition it may completely prevent the result or outcome or future state completely. Additionally, “inhibit” can also refer to a reduction or lessening of the outcome, performance, and/or effect which might otherwise occur. Accordingly, when a component, element, or feature is referred to as inhibiting a result or state, it need not completely prevent or eliminate the result or state.
- Efficiency is an important characteristic of a solar cell as it is directly related to the capability of the solar cell to generate power. Likewise, efficiency in producing solar cells is directly related to the cost effectiveness of such solar cells. Accordingly, techniques for increasing the efficiency of solar cells, or techniques for increasing the efficiency in the manufacture of solar cells, are generally desirable. Some embodiments of the present disclosure allow for increased solar cell manufacture efficiency by providing novel processes for fabricating solar cell structures. Some embodiments of the present disclosure allow for increased solar cell efficiency by providing novel solar cell structures.
- a method of fabricating a solar cell includes forming a passivating dielectric layer on a light-receiving surface of a silicon substrate. The method also includes forming an anti-reflective coating (ARC) layer below the passivating dielectric layer. The method also includes exposing the ARC layer to ultra-violet (UV) radiation. The method also includes, subsequent to exposing the ARC layer to ultra-violet (UV) radiation, thermally annealing the ARC layer.
- ARC anti-reflective coating
- a method of fabricating a solar cell includes forming a passivating dielectric layer on a light-receiving surface of a silicon substrate. The method also includes forming an anti-reflective coating (ARC) layer below the passivating dielectric layer. The method also includes increasing the saturation current density (J 0 ) at an interface at the light-receiving surface of the silicon substrate. The method also includes, subsequent to increasing the saturation current density, thermally annealing the ARC layer.
- ARC anti-reflective coating
- a solar cell includes a passivating dielectric layer on a light-receiving surface of a silicon substrate.
- An anti-reflective coating (ARC) layer is disposed below the passivating dielectric layer.
- the ARC layer is an ultra-violet (UV) radiation-cured and thermally annealed ARC layer.
- One or more embodiments described herein are directed to approaches for achieving improved front surface field (FSF) performance for solar cells.
- FSF front surface field
- LID light induced degradation
- UV ultra-violet
- Performance stability may be critical for performance guarantees and for product quality differentiation.
- front surface passivation can be critical for performance of high efficiency solar cells.
- front surface passivation is performed using a diffusion process followed by a high temperature oxidation and, finally, capping with an antireflection coating (ARC) using plasma-enhanced chemical vapor deposition (PECVD).
- ARC antireflection coating
- PECVD plasma-enhanced chemical vapor deposition
- Silicon nitride (SiN or SiN:H) is commonly used as an ARC due to its optical properties and also for its excellent passivation qualities.
- a silicon nitride layer may be used to provide H+ to a crystalline silicon/thermal oxide (c-Si/TOX) interface.
- c-Si/TOX crystalline silicon/thermal oxide
- the interface can be degraded by long term exposure to UV light via hot electron injection across the interface which breaks existing Si—H bonds. The hot electron can be trapped in the subsequent layers and be re-excited to bounce back and forth across the interface, which is a process known as interface wear.
- the UV curing operation may be performed prior to back end processing of a back contact solar cell.
- improved stability achieved by intentional UV treatment and thermal anneal results in a more energetically favorable Si—O bonding scenario. Additionally, such treatment may reduce the total number of O—H bonds at the surface of the underlying thermal oxide, reducing the amount of trap states for hot electron trapping and resulting in decreased interface wear.
- FIGS. 1A-1F illustrate cross-sectional views of various stages in the fabrication of a solar cell, in accordance with an embodiment of the present disclosure.
- FIG. 2 is a flowchart listing operations in a method of fabricating a solar cell as corresponding to FIGS. 1A-1F , in accordance with an embodiment of the present disclosure.
- FIG. 1A illustrates a starting substrate of a solar cell.
- substrate 100 has a light-receiving surface 102 and a back surface 104 .
- the substrate 100 is a monocrystalline silicon substrate, such as a bulk single crystalline N-type doped silicon substrate. It is to be appreciated, however, that substrate 100 may be a layer, such as a multi-crystalline silicon layer, disposed on a global solar cell substrate.
- the light-receiving surface 102 has a texturized topography 106 .
- a hydroxide-based wet etchant is employed to texturize the front surface of the substrate 100 .
- a texturized surface may be one which has a regular or an irregular shaped surface for scattering incoming light, decreasing the amount of light reflected off of the light-receiving surfaces of the solar cell.
- FIG. 1B illustrates the structure of FIG. 1A following formation of a passivating dielectric layer on a light-receiving surface of the substrate.
- a passivating dielectric layer 108 is formed on the light-receiving surface 102 of substrate 100 .
- the light-receiving surface 102 has a texturized topography 106
- the passivating dielectric layer 108 is conformal with the texturized topography 106 , as is depicted in FIG. 1B .
- the passivating dielectric layer 108 is a layer of silicon dioxide (SiO 2 ).
- the layer of silicon dioxide (SiO 2 ) has a thickness approximately in the range of 10-400 Angstroms.
- the passivating dielectric layer 108 is hydrophilic.
- the passivating dielectric layer 108 is formed by a technique such as, but not limited to, chemical oxidation of a portion of the light-receiving surface of the silicon substrate, plasma-enhanced chemical vapor deposition (PECVD) of silicon dioxide (SiO 2 ), thermal oxidation of a portion of the light-receiving surface of the silicon substrate, atomic layer deposition (ALD) of SiO 2 , or exposure of the light-receiving surface of the silicon substrate to ultra-violet (UV) radiation in an O 2 or O 3 environment.
- the passivating dielectric layer 108 is a thermal silicon oxide layer formed on the light-receiving surface of an N-type monocrystalline silicon substrate.
- the passivating dielectric layer 108 is formed by atomic layer deposition (ALD), and is a silicon oxide passivating dielectric layer.
- FIG. 1C illustrates the structure of FIG. 1B following optional formation of an intermediate material layer on the passivating dielectric layer.
- an intermediate material layer (or layers) 110 is formed on the passivating dielectric layer 108 .
- the intermediate material layer (or layers) 110 is conformal with the texturized topography 106 .
- the intermediate material layer (or layers) 110 is or includes an N-type micro- or poly-crystalline silicon layer formed on the passivating dielectric layer 108 .
- the N-type micro- or poly-crystalline silicon layer has a thickness approximately in the range of 1-20 nanometers.
- the N-type micro- or poly-crystalline silicon layer has a crystalline fraction approximately in the range of 0.1-0.9 (i.e., 10-90%), with the balance being amorphous.
- a concentration of N-type dopants (e.g., phosphorous) in the N-type micro- or poly-crystalline silicon layer is approximately in the range of 1E17-1E20 atoms/cm 3 .
- the N-type micro- or poly-crystalline silicon layer includes small grains having a micro- or nano-diameter.
- the small grains may be embedded in a generally amorphous silicon matrix and have essentially no long range order.
- the N-type dopants are included in the amorphous portion, in the crystalline portion, or both.
- the N-type micro- or poly-crystalline silicon layer is formed by depositing an N-type amorphous silicon layer and, subsequently, phase converting the N-type amorphous silicon layer to the N-type micro- or poly-crystalline silicon layer.
- the N-type amorphous silicon layer is formed by a deposition process such as, but not limited to, plasma-enhanced chemical vapor deposition (PECVD), low pressure chemical vapor deposition (LPCVD), or sputtering (physical vapor deposition, PVD).
- the phase conversion is achieved using a technique such as, but not limited to, heating in a furnace, rapid thermal processing (RTP), laser annealing, or forming gas annealing (FGA).
- the N-type micro- or poly-crystalline silicon layer is formed by depositing the N-type micro- or poly-crystalline silicon layer.
- the N-type micro- or poly-crystalline silicon layer is deposited using PECVD.
- the intermediate material layer (or layers) 110 is or includes an N-type amorphous silicon layer.
- forming the N-type amorphous silicon layer is performed at a temperature less than approximately 400 degrees Celsius.
- the N-type amorphous silicon layer is formed using plasma enhanced chemical vapor deposition (PECVD), represented by phosphorous-doped a-Si:H, which includes Si—H covalent bonds throughout the layer.
- PECVD plasma enhanced chemical vapor deposition
- the N-type micro- or poly-crystalline or amorphous silicon layer 112 includes an impurity such as phosphorous dopants.
- the phosphorous dopants are incorporated either during film deposition or in a post implantation operation.
- the intermediate material layer (or layers) 110 is or includes a layer such as, but not limited to, an amorphous silicon (a-Si) layer, a silicon-rich silicon nitride layer, or a Group III-V material layer.
- the Group III-V material layer is a layer such as, but not limited to, a GaP layer, an AlGaP layer, a GaAs layer, an InGaAs layer, a GaN layer, or an AlGaN layer.
- FIG. 1D illustrates the structure of FIG. 1C following formation of an anti-reflective coating (ARC) layer on the optional intermediate material layer.
- an anti-reflective coating (ARC) layer 112 is formed on the intermediate material layer (or layers) 110 .
- the intermediate material layer (or layers) 110 may be omitted and, in one embodiment, the ARC layer 112 is formed directly on the passivating dielectric layer 108 . In either case, in one embodiment, as is depicted in FIG. 1D , the ARC layer 112 is conformal with the texturized topography 106 .
- the ARC layer 112 is a non-conductive ARC layer.
- the non-conductive ARC layer is or includes a silicon nitride layer.
- the silicon nitride is formed at a temperature less than approximately 400 degrees Celsius.
- the ARC layer 112 is or includes a layer of aluminum oxide (AlO x ).
- the ARC layer 112 is a conductive ARC layer.
- the conductive ARC layer includes a layer of indium tin oxide (ITO).
- the ARC layer 112 is formed having an amount of hydrogen therein.
- the fabrication process further includes removing at least a portion of the amount of hydrogen from the ARC layer 112 after deposition of the ARC layer 112 .
- the portion of the amount of hydrogen from the ARC layer 112 is removed during the thermal annealing process described below in association with FIG. 1F .
- FIG. 1E illustrates the structure of FIG. 1D following exposure of the ARC layer to ultra-violet (UV) radiation.
- the ARC layer 112 is exposed to ultra-violet (UV) radiation 114 .
- the exposure of the ARC layer 112 to the UV radiation 114 forms a UV-cured ARC layer 116 .
- UV radiation 114 is depicted herein as being performed following formation of the ARC layer 112 , such a UV cure can be performed at other stages of the process flow.
- a UV cure is performed subsequent to forming the passivating dielectric layer 108 but prior to forming the ARC layer 112 .
- a UV cure is performed subsequent to forming the passivating dielectric layer 108 but prior to forming intermediate material layer (or layers) 110 .
- a UV cure is performed subsequent to forming the passivating dielectric layer 108 and forming intermediate material layer (or layers) 110 .
- exposing the ARC layer 112 to UV radiation involves exposing the ARC layer 112 to light having a wavelength approximately in the range of 250-450 nanometers. In an embodiment, exposing the ARC layer 112 to UV radiation involves exposing the ARC layer 112 to the UV radiation 114 for a duration approximately in the range of 1 second-1 day. In an embodiment, subsequent to forming the ARC layer 112 but prior to exposing the ARC layer 112 to the UV radiation 114 , the solar cell is heated at a temperature approximately in the range of 200-500 degrees Celsius.
- FIG. 1F illustrates the structure of FIG. 1E following thermal annealing of the ARC layer.
- the UV-cured ARC layer 116 is thermally annealed, e.g., with thermal radiation 118 .
- the thermal annealing of the UV-cured ARC layer 116 forms a UV-cured and thermally annealed ARC layer 119 .
- the ARC layer is thermally annealed by heating at a temperature approximately in the range of 200-500 degrees Celsius.
- the ARC layer is thermally annealed using a process such as, but not limited to, a forming gas anneal (FGA) process, a rapid thermal anneal (RTA) process, an intra-red (IR) heating process, a furnace heating process, and a laser annealing process.
- FGA forming gas anneal
- RTA rapid thermal anneal
- IR intra-red
- the thermal annealing is performed subsequent to curing the ARC layer using UV radiation exposure 114 , as is depicted above.
- the thermal annealing is performed at substantially the same time as curing the ARC layer using UV radiation exposure 114 .
- a method of fabricating a solar cell includes forming a passivating dielectric layer on a light-receiving surface of a substrate.
- the method also includes forming an anti-reflective coating (ARC) layer below the passivating dielectric layer.
- the method also includes exposing the ARC layer to ultra-violet (UV) radiation.
- the method also includes, subsequent to exposing the ARC layer to ultra-violet (UV) radiation, thermally annealing the ARC layer.
- an intermediate material layer is formed on the passivating dielectric layer, and the ARC layer is formed on the intermediate material layer.
- FIG. 3 illustrates a cross-sectional view of a back-contact solar cell having emitter regions formed above a back surface of a substrate and having a UV-cured and thermally annealed ARC layer at a light-receiving surface of the substrate, in accordance with an embodiment of the present disclosure.
- a solar cell includes a silicon substrate 100 having a light-receiving surface 102 .
- a passivating dielectric layer 108 is disposed on the light-receiving surface of the silicon substrate 100 .
- An optional intermediate material layer (or layers) 110 is disposed on the passivating dielectric layer 108 .
- An ARC layer 119 is disposed on the optional intermediate material layer (or layers) 110 , as shown, or is disposed on the passivating dielectric layer 108 .
- the ARC layer 119 is a UV-radiation-cured and thermally annealed ARC layer.
- the stack of layers on the light-receiving surface of the solar cell of FIG. 3 may be the same or substantially the same as described in association with FIG. 1A-1F .
- first polycrystalline silicon emitter regions 122 are formed on a first portion of a thin dielectric layer 124 and are doped with an N-type impurity.
- Second polycrystalline silicon emitter regions 120 are formed on a second portion of the thin dielectric layer 124 and are doped with a P-type impurity.
- the tunnel dielectric 124 is a silicon oxide layer having a thickness of approximately 2 nanometers or less.
- conductive contact structures 128 / 130 are fabricated by first depositing and patterning an insulating layer 126 to have openings and then forming one or more conductive layers in the openings.
- the conductive contact structures 128 / 130 include metal and are formed by a deposition, lithographic, and etch approach or, alternatively, a printing or plating process or, alternatively, a foil or wire adhesion process.
- FIG. 4 illustrates a cross-sectional view of a back-contact solar cell having emitter regions formed in a back surface of a substrate and having a UV-cured and thermally annealed ARC layer at a light-receiving surface of the substrate, in accordance with an embodiment of the present disclosure.
- a solar cell includes a silicon substrate 100 having a light-receiving surface 102 .
- a passivating dielectric layer 108 is disposed on the light-receiving surface of the silicon substrate 100 .
- An optional intermediate material layer (or layers) 110 is disposed on the passivating dielectric layer 108 .
- An ARC layer 119 is disposed on the optional intermediate material layer (or layers) 110 , as shown, or is disposed on the passivating dielectric layer 108 .
- the ARC layer 119 is a UV-radiation-cured and thermally annealed ARC layer.
- the stack of layers on the light-receiving surface of the solar cell of FIG. 4 may be the same or substantially the same as described in association with FIG. 1A-1F .
- first emitter regions 152 are formed within a first portion of substrate 100 and are doped with an N-type impurity.
- Second emitter regions 150 are formed within a second portion of substrate 100 and are doped with a P-type impurity.
- conductive contact structures 158 / 160 are fabricated by first depositing and patterning an insulating layer 156 to have openings and then forming one or more conductive layers in the openings.
- the conductive contact structures 158 / 160 include metal and are formed by a deposition, lithographic, and etch approach or, alternatively, a printing or plating process or, alternatively, a foil or wire adhesion process.
- the fabrication of the conductive contacts 128 / 130 or 158 / 160 involves the inclusion of one or more sputtered, plated or bonded conductive layers.
- the conductive contacts 128 / 130 or 158 / 160 are formed by first forming a metal seed layer on the exposed portions of the alternating P-type 120 and N-type 122 emitter regions or the alternating P-type 150 and N-type 152 emitter regions.
- a mask is first formed to expose only select portions of the alternating P-type 120 and N-type 122 emitter regions or the alternating P-type 150 and N-type 152 emitter regions in order to direct the metal seed layer formation to restricted locations.
- the metal seed layer is an aluminum-based metal seed layer.
- the metal seed layer includes a layer having a thickness approximately in the range of 0.05 to 20 microns and includes aluminum in an amount greater than approximately 90 atomic %.
- the metal seed layer is deposited as a blanket layer which is later patterned, e.g., thus using a deposition, lithographic, and etch approach.
- the metal seed layer is deposited as patterned layer.
- the patterned metal seed layer is deposited by printing the patterned metal seed layer.
- contact formation further includes forming a metal layer by plating on the metal seed layer to form the conductive contacts 128 / 130 or 158 / 160 .
- the metal layer is a copper layer. Accordingly, in an embodiment, the conductive contacts 128 / 130 or 158 / 160 are formed by first forming a metal seed layer and then performing an electroplating process.
- the conductive contacts 128 / 130 or 158 / 160 are formed by printing a paste.
- the paste may be composed of a solvent and the aluminum/silicon (Al/Si) alloy particles. A subsequent electroplating or electroless-plating process may then be performed.
- the paste may be formed in addition to, or in place of, the metal seed layer.
- the conductive contacts 128 / 130 or 158 / 160 are formed by first forming the metal seed layer and then adhering a metal foil layer to the metal seed layer.
- the metal foil is an aluminum (Al) foil having a thickness approximately in the range of 5-100 microns.
- the Al foil is an aluminum alloy foil including aluminum and second element such as, but not limited to, copper, manganese, silicon, magnesium, zinc, tin, lithium, or combinations thereof.
- the Al foil is a temper grade foil such as, but not limited to, F-grade (as fabricated), O-grade (full soft), H-grade (strain hardened) or T-grade (heat treated).
- the aluminum foil is an anodized aluminum foil.
- the metal foil is welded to the metal seed layer. The metal foil may subsequently be patterned, e.g., by laser ablation and/or etching.
- a metal wire is formed on the metal seed layer.
- the wire is an aluminum (Al) or copper (Cu) wire.
- the metal wire is welded to the metal seed layer.
- a UV cure intentionally implemented prior to an anneal process provides for layer UV stability in the field, where the UV cure intentionally provides the stability.
- solar cell performance may be improved through the inclusion of a UV cure process.
- FIG. 5 is a plot demonstrating UV stability for samples having undergone a UV cure using an Hg ARC lamp (broad band spectrum, which includes a portion of UVA/UVB) versus samples not having undergone a UV cure, in accordance with an embodiment of the present disclosure.
- the observed improved UV stability is provided as a result of within-wafer uniformity improvement. It is to be appreciated that the metrics used involve the degradation in passivation (DJ0) under accelerated UV degradation tests (where 28 days is equivalent to about 1 year).
- FIG. 6 is a plot 600 demonstrating that higher J 0 prior to anneal provides improved UV stability, in accordance with an embodiment of the present disclosure.
- the higher pre anneal J 0 the lower delta J 0 under UV. If pre anneal J 0 is approximately 15 fA/cm 2 higher than anneal J 0 , at 1 week under accelerated UV degradation tests UV delta J 0 is less than 4 fA/cm 2 . The result is an approximately 50% improved stability as compared to a control sample.
- a UV cure process is implemented to increase J 0 before anneal, leading to improved UV stability.
- a solar cell fabrication process includes implementation of a UV cure process to increase J 0 prior to an anneal operation.
- the UV cure increases one or more of the saturation current density (J 0 ), the surface recombination velocity, or the interface trap density at an interface of the light-receiving surface of a silicon substrate.
- such a UV cure is performed after forming an anti-reflective coating (ARC) layer below a passivating dielectric layer formed on the light-receiving surface of the silicon substrate. Subsequent to increasing the saturation current density, the ARC layer is thermally annealed.
- ARC anti-reflective coating
- increasing the saturation current density at the interface involves exposing the ARC layer to UV radiation having a wavelength approximately in the range of 250-450 nanometers for a duration approximately in the range of 1 second-1 day.
- thermally annealing the ARC layer involves heating at a temperature approximately in the range of 200-500 degrees Celsius using a process such as, but not limited to, a forming gas anneal (FGA) process, a rapid thermal anneal (RTA) process, an intra-red (IR) heating process, a furnace heating process, or a laser annealing process.
- FGA forming gas anneal
- RTA rapid thermal anneal
- IR intra-red
- a solar cell includes a passivating dielectric layer 108 on a light-receiving surface of a silicon substrate.
- An anti-reflective coating (ARC) layer 119 is below the passivating dielectric layer.
- the ARC layer 119 is an ultra-violet (UV) radiation-cured and thermally annealed ARC layer.
- the solar cell further includes an intermediate material layer 110 disposed on the passivating dielectric layer 108 .
- the intermediate material layer 110 is a layer such as, but not limited to, an N-type micro-crystalline silicon layer, an N-type poly-crystalline silicon layer, an amorphous silicon (a-Si) layer, a silicon-rich silicon nitride layer, or a Group III-V material layer (such as GaP, AlGaP, GaAs, InGaAs, GaN or AlGaN), and the ARC layer 119 is disposed on the intermediate material layer 110 .
- the intermediate material layer 110 is an ultra-violet (UV) radiation-cured and thermally annealed layer or stack of layers.
- the passivating dielectric layer 108 is an ultra-violet (UV) radiation-cured and thermally annealed passivating dielectric layer.
- a different material substrate such as a group III-V material substrate, can be used instead of a silicon substrate.
- a different material substrate such as a group III-V material substrate
- P+ and then N+ type doping are described specifically for emitter regions on a back surface of a solar cell
- other embodiments contemplated include the opposite ordering of conductivity type, e.g., P+ and then N+ type doping, respectively.
- approaches described herein may have application to front contact solar cells or bi-facial architectures as well.
- both front side and back side surfaces of any such solar cells may benefit from a UV cure process.
- the above described approaches can be applicable to manufacturing of other than solar cells.
- manufacturing of light emitting diode (LEDs) may benefit from approaches described herein.
- a cluster plasma enhanced chemical vapor deposition (PECVD) tool can be used to combine many of the above described process operations in a single pass in a process tool.
- PECVD plasma enhanced chemical vapor deposition
- up to four distinct PECVD operations and a UV-exposure and/or RTP operation can be performed in a single pass in a cluster tool.
- the PECVD operations can include depositions of one or more layers such as one or more of the above described passivating dielectric layer, intermediate material layer(s), and the ARC layer.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Life Sciences & Earth Sciences (AREA)
- Sustainable Development (AREA)
- Sustainable Energy (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Photovoltaic Devices (AREA)
- Inorganic Chemistry (AREA)
Abstract
Description
- This application is a Divisional of U.S. patent application Ser. No. 16/704,983, filed on Dec. 5, 2019, which is a Divisional of U.S. patent application Ser. No. 15/349,944, filed on Nov. 11, 2016, the entire contents of which are hereby incorporated by reference herein.
- Embodiments of the present disclosure are in the field of renewable energy and, in particular, UV-curing of light-receiving surfaces of solar cells.
- Photovoltaic cells, commonly known as solar cells, are well known devices for direct conversion of solar radiation into electrical energy. Generally, solar cells are fabricated on a semiconductor wafer or substrate using semiconductor processing techniques to form a p-n junction near a surface of the substrate. Solar radiation impinging on the surface of, and entering into, the substrate creates electron and hole pairs in the bulk of the substrate. The electron and hole pairs migrate to p-doped and n-doped regions in the substrate, thereby generating a voltage differential between the doped regions. The doped regions are connected to conductive regions on the solar cell to direct an electrical current from the cell to an external circuit coupled thereto.
-
FIGS. 1A-1F illustrate cross-sectional views of various stages in the fabrication of a solar cell, in accordance with an embodiment of the present disclosure, wherein: -
FIG. 1A illustrates a starting substrate of a solar cell; -
FIG. 1B illustrates the structure ofFIG. 1A following formation of a passivating dielectric layer on a light-receiving surface of the substrate; -
FIG. 1C illustrates the structure ofFIG. 1B following optional formation of an intermediate material layer on the passivating dielectric layer; -
FIG. 1D illustrates the structure ofFIG. 1C following formation of an anti-reflective coating (ARC) layer on the intermediate material layer; -
FIG. 1E illustrates the structure ofFIG. 1D following exposure of the ARC layer to ultra-violet (UV) radiation; and -
FIG. 1F illustrates the structure ofFIG. 1E following thermal annealing of the ARC layer. -
FIG. 2 is a flowchart listing operations in a method of fabricating a solar cell as corresponding toFIGS. 1A-1F , in accordance with an embodiment of the present disclosure. -
FIG. 3 illustrates a cross-sectional view of a back-contact solar cell having emitter regions formed above a back surface of a substrate and having a UV-cured and thermally annealed ARC layer at a light-receiving surface of the substrate, in accordance with an embodiment of the present disclosure. -
FIG. 4 illustrates a cross-sectional view of a back-contact solar cell having emitter regions formed in a back surface of a substrate and having a UV-cured and thermally annealed ARC layer at a light-receiving surface of the substrate, in accordance with an embodiment of the present disclosure. -
FIG. 5 is a plot demonstrating UV stability for samples having undergone a UV cure versus samples not having undergone a UV cure, in accordance with an embodiment of the present disclosure. -
FIG. 6 is a plot demonstrating that higher J0 prior to anneal provides improved UV stability, in accordance with an embodiment of the present disclosure. - The following detailed description is merely illustrative in nature and is not intended to limit the embodiments of the subject matter or the application and uses of such embodiments. As used herein, the word “exemplary” means “serving as an example, instance, or illustration.” Any implementation described herein as exemplary is not necessarily to be construed as preferred or advantageous over other implementations. Furthermore, there is no intention to be bound by any expressed or implied theory presented in the preceding technical field, background, brief summary or the following detailed description.
- This specification includes references to “one embodiment” or “an embodiment.” The appearances of the phrases “in one embodiment” or “in an embodiment” do not necessarily refer to the same embodiment. Particular features, structures, or characteristics may be combined in any suitable manner consistent with this disclosure.
- Terminology. The following paragraphs provide definitions and/or context for terms found in this disclosure (including the appended claims):
- “Comprising.” This term is open-ended. As used in the appended claims, this term does not foreclose additional structure or steps.
- “Configured To.” Various units or components may be described or claimed as “configured to” perform a task or tasks. In such contexts, “configured to” is used to connote structure by indicating that the units/components include structure that performs those task or tasks during operation. As such, the unit/component can be said to be configured to perform the task even when the specified unit/component is not currently operational (e.g., is not on/active). Reciting that a unit/circuit/component is “configured to” perform one or more tasks is expressly intended not to invoke 35 U.S.C. § 112, sixth paragraph, for that unit/component.
- “First,” “Second,” etc. As used herein, these terms are used as labels for nouns that they precede, and do not imply any type of ordering (e.g., spatial, temporal, logical, etc.). For example, reference to a “first” solar cell does not necessarily imply that this solar cell is the first solar cell in a sequence; instead the term “first” is used to differentiate this solar cell from another solar cell (e.g., a “second” solar cell).
- “Coupled”—The following description refers to elements or nodes or features being “coupled” together. As used herein, unless expressly stated otherwise, “coupled” means that one element/node/feature is directly or indirectly joined to (or directly or indirectly communicates with) another element/node/feature, and not necessarily mechanically.
- In addition, certain terminology may also be used in the following description for the purpose of reference only, and thus are not intended to be limiting. For example, terms such as “upper”, “lower”, “above”, and “below” refer to directions in the drawings to which reference is made. Terms such as “front”, “back”, “rear”, “side”, “outboard”, and “inboard” describe the orientation and/or location of portions of the component within a consistent but arbitrary frame of reference which is made clear by reference to the text and the associated drawings describing the component under discussion. Such terminology may include the words specifically mentioned above, derivatives thereof, and words of similar import.
- “Inhibit”—As used herein, inhibit is used to describe a reducing or minimizing effect. When a component or feature is described as inhibiting an action, motion, or condition it may completely prevent the result or outcome or future state completely. Additionally, “inhibit” can also refer to a reduction or lessening of the outcome, performance, and/or effect which might otherwise occur. Accordingly, when a component, element, or feature is referred to as inhibiting a result or state, it need not completely prevent or eliminate the result or state.
- Efficiency is an important characteristic of a solar cell as it is directly related to the capability of the solar cell to generate power. Likewise, efficiency in producing solar cells is directly related to the cost effectiveness of such solar cells. Accordingly, techniques for increasing the efficiency of solar cells, or techniques for increasing the efficiency in the manufacture of solar cells, are generally desirable. Some embodiments of the present disclosure allow for increased solar cell manufacture efficiency by providing novel processes for fabricating solar cell structures. Some embodiments of the present disclosure allow for increased solar cell efficiency by providing novel solar cell structures.
- Methods of fabricating solar cells using UV-curing of light-receiving surfaces of the solar cells, and the resulting solar cells, are described herein. In the following description, numerous specific details are set forth, such as specific process flow operations, in order to provide a thorough understanding of embodiments of the present disclosure. It will be apparent to one skilled in the art that embodiments of the present disclosure may be practiced without these specific details. In other instances, well-known fabrication techniques, such as lithography and patterning techniques, are not described in detail in order to not unnecessarily obscure embodiments of the present disclosure. Furthermore, it is to be appreciated that the various embodiments shown in the figures are illustrative representations and are not necessarily drawn to scale.
- Disclosed herein are methods of fabricating solar cells. In one embodiment, a method of fabricating a solar cell includes forming a passivating dielectric layer on a light-receiving surface of a silicon substrate. The method also includes forming an anti-reflective coating (ARC) layer below the passivating dielectric layer. The method also includes exposing the ARC layer to ultra-violet (UV) radiation. The method also includes, subsequent to exposing the ARC layer to ultra-violet (UV) radiation, thermally annealing the ARC layer.
- In another embodiment, a method of fabricating a solar cell includes forming a passivating dielectric layer on a light-receiving surface of a silicon substrate. The method also includes forming an anti-reflective coating (ARC) layer below the passivating dielectric layer. The method also includes increasing the saturation current density (J0) at an interface at the light-receiving surface of the silicon substrate. The method also includes, subsequent to increasing the saturation current density, thermally annealing the ARC layer.
- Also disclosed herein are solar cells. In one embodiment, a solar cell includes a passivating dielectric layer on a light-receiving surface of a silicon substrate. An anti-reflective coating (ARC) layer is disposed below the passivating dielectric layer. The ARC layer is an ultra-violet (UV) radiation-cured and thermally annealed ARC layer.
- One or more embodiments described herein are directed to approaches for achieving improved front surface field (FSF) performance for solar cells. One or more embodiments, when implemented, improve the UV performance of the solar cell.
- To provide context, light induced degradation (LID) and/or ultra-violet (UV) degradation pose long standing issues for the long term stability of solar cell performance. Efforts have been made to improve the stability of such solar cells without compromising performance in the form of decreased passivation or solar spectrum absorption (e.g., Jsc loss). Performance stability may be critical for performance guarantees and for product quality differentiation. More particularly, front surface passivation can be critical for performance of high efficiency solar cells. Typically, front surface passivation is performed using a diffusion process followed by a high temperature oxidation and, finally, capping with an antireflection coating (ARC) using plasma-enhanced chemical vapor deposition (PECVD). Silicon nitride (SiN or SiN:H) is commonly used as an ARC due to its optical properties and also for its excellent passivation qualities. A silicon nitride layer may be used to provide H+ to a crystalline silicon/thermal oxide (c-Si/TOX) interface. Unfortunately, the interface can be degraded by long term exposure to UV light via hot electron injection across the interface which breaks existing Si—H bonds. The hot electron can be trapped in the subsequent layers and be re-excited to bounce back and forth across the interface, which is a process known as interface wear.
- Addressing one or more of the above issues, in accordance with one or more embodiments described herein, efficiency and reliability of a solar cell are improved by performing a UV-curing operation. In one exemplary embodiment, the UV curing operation may be performed prior to back end processing of a back contact solar cell.
- Not to be bound by theory, in an embodiment, improved stability achieved by intentional UV treatment and thermal anneal results in a more energetically favorable Si—O bonding scenario. Additionally, such treatment may reduce the total number of O—H bonds at the surface of the underlying thermal oxide, reducing the amount of trap states for hot electron trapping and resulting in decreased interface wear.
-
FIGS. 1A-1F illustrate cross-sectional views of various stages in the fabrication of a solar cell, in accordance with an embodiment of the present disclosure.FIG. 2 is a flowchart listing operations in a method of fabricating a solar cell as corresponding toFIGS. 1A-1F , in accordance with an embodiment of the present disclosure. -
FIG. 1A illustrates a starting substrate of a solar cell. Referring toFIG. 1A ,substrate 100 has a light-receivingsurface 102 and aback surface 104. In an embodiment, thesubstrate 100 is a monocrystalline silicon substrate, such as a bulk single crystalline N-type doped silicon substrate. It is to be appreciated, however, thatsubstrate 100 may be a layer, such as a multi-crystalline silicon layer, disposed on a global solar cell substrate. In an embodiment, the light-receivingsurface 102 has a texturizedtopography 106. In one such embodiment, a hydroxide-based wet etchant is employed to texturize the front surface of thesubstrate 100. It is to be appreciated that a texturized surface may be one which has a regular or an irregular shaped surface for scattering incoming light, decreasing the amount of light reflected off of the light-receiving surfaces of the solar cell. -
FIG. 1B illustrates the structure ofFIG. 1A following formation of a passivating dielectric layer on a light-receiving surface of the substrate. Referring toFIG. 1B andcorresponding operation 202 offlowchart 200, a passivatingdielectric layer 108 is formed on the light-receivingsurface 102 ofsubstrate 100. In one embodiment, the light-receivingsurface 102 has a texturizedtopography 106, and the passivatingdielectric layer 108 is conformal with the texturizedtopography 106, as is depicted inFIG. 1B . - In an embodiment, the passivating
dielectric layer 108 is a layer of silicon dioxide (SiO2). In one such embodiment, the layer of silicon dioxide (SiO2) has a thickness approximately in the range of 10-400 Angstroms. In one embodiment, the passivatingdielectric layer 108 is hydrophilic. In an embodiment, the passivatingdielectric layer 108 is formed by a technique such as, but not limited to, chemical oxidation of a portion of the light-receiving surface of the silicon substrate, plasma-enhanced chemical vapor deposition (PECVD) of silicon dioxide (SiO2), thermal oxidation of a portion of the light-receiving surface of the silicon substrate, atomic layer deposition (ALD) of SiO2, or exposure of the light-receiving surface of the silicon substrate to ultra-violet (UV) radiation in an O2 or O3 environment. In a specific embodiment, the passivatingdielectric layer 108 is a thermal silicon oxide layer formed on the light-receiving surface of an N-type monocrystalline silicon substrate. In another specific embodiment, the passivatingdielectric layer 108 is formed by atomic layer deposition (ALD), and is a silicon oxide passivating dielectric layer. -
FIG. 1C illustrates the structure ofFIG. 1B following optional formation of an intermediate material layer on the passivating dielectric layer. Referring toFIG. 1C and correspondingoptional operation 204 offlowchart 200, an intermediate material layer (or layers) 110 is formed on the passivatingdielectric layer 108. In one embodiment, as is depicted inFIG. 1C , the intermediate material layer (or layers) 110 is conformal with the texturizedtopography 106. - In an embodiment, the intermediate material layer (or layers) 110 is or includes an N-type micro- or poly-crystalline silicon layer formed on the passivating
dielectric layer 108. In one such embodiment, the N-type micro- or poly-crystalline silicon layer has a thickness approximately in the range of 1-20 nanometers. In one embodiment, the N-type micro- or poly-crystalline silicon layer has a crystalline fraction approximately in the range of 0.1-0.9 (i.e., 10-90%), with the balance being amorphous. In an embodiment, a concentration of N-type dopants (e.g., phosphorous) in the N-type micro- or poly-crystalline silicon layer is approximately in the range of 1E17-1E20 atoms/cm3. In one embodiment, the N-type micro- or poly-crystalline silicon layer includes small grains having a micro- or nano-diameter. The small grains may be embedded in a generally amorphous silicon matrix and have essentially no long range order. In an embodiment, the N-type dopants are included in the amorphous portion, in the crystalline portion, or both. - In an embodiment, the N-type micro- or poly-crystalline silicon layer is formed by depositing an N-type amorphous silicon layer and, subsequently, phase converting the N-type amorphous silicon layer to the N-type micro- or poly-crystalline silicon layer. In one such embodiment, the N-type amorphous silicon layer is formed by a deposition process such as, but not limited to, plasma-enhanced chemical vapor deposition (PECVD), low pressure chemical vapor deposition (LPCVD), or sputtering (physical vapor deposition, PVD). In one embodiment, the phase conversion is achieved using a technique such as, but not limited to, heating in a furnace, rapid thermal processing (RTP), laser annealing, or forming gas annealing (FGA). In another embodiment, the N-type micro- or poly-crystalline silicon layer is formed by depositing the N-type micro- or poly-crystalline silicon layer. In one such embodiment, the N-type micro- or poly-crystalline silicon layer is deposited using PECVD.
- In another embodiment, the intermediate material layer (or layers) 110 is or includes an N-type amorphous silicon layer. In one embodiment, forming the N-type amorphous silicon layer is performed at a temperature less than approximately 400 degrees Celsius. In an embodiment, the N-type amorphous silicon layer is formed using plasma enhanced chemical vapor deposition (PECVD), represented by phosphorous-doped a-Si:H, which includes Si—H covalent bonds throughout the layer. In either case, in an embodiment, the N-type micro- or poly-crystalline or
amorphous silicon layer 112 includes an impurity such as phosphorous dopants. In one such embodiment, the phosphorous dopants are incorporated either during film deposition or in a post implantation operation. - In another embodiment, the intermediate material layer (or layers) 110 is or includes a layer such as, but not limited to, an amorphous silicon (a-Si) layer, a silicon-rich silicon nitride layer, or a Group III-V material layer. In one embodiment where the intermediate material layer (or layers) 110 is or includes a Group III-V material layer, the Group III-V material layer is a layer such as, but not limited to, a GaP layer, an AlGaP layer, a GaAs layer, an InGaAs layer, a GaN layer, or an AlGaN layer.
-
FIG. 1D illustrates the structure ofFIG. 1C following formation of an anti-reflective coating (ARC) layer on the optional intermediate material layer. Referring toFIG. 1D andcorresponding operation 206 offlowchart 200, an anti-reflective coating (ARC)layer 112 is formed on the intermediate material layer (or layers) 110. It is to be appreciated that the intermediate material layer (or layers) 110 may be omitted and, in one embodiment, theARC layer 112 is formed directly on the passivatingdielectric layer 108. In either case, in one embodiment, as is depicted inFIG. 1D , theARC layer 112 is conformal with the texturizedtopography 106. - In an embodiment, the
ARC layer 112 is a non-conductive ARC layer. In one such embodiment, the non-conductive ARC layer is or includes a silicon nitride layer. In a particular such embodiment, the silicon nitride is formed at a temperature less than approximately 400 degrees Celsius. In another such embodiment, theARC layer 112 is or includes a layer of aluminum oxide (AlOx). In another embodiment, theARC layer 112 is a conductive ARC layer. In one such embodiment, the conductive ARC layer includes a layer of indium tin oxide (ITO). - In an embodiment, the
ARC layer 112 is formed having an amount of hydrogen therein. In one such embodiment, the fabrication process further includes removing at least a portion of the amount of hydrogen from theARC layer 112 after deposition of theARC layer 112. In a specific such embodiment, the portion of the amount of hydrogen from theARC layer 112 is removed during the thermal annealing process described below in association withFIG. 1F . -
FIG. 1E illustrates the structure ofFIG. 1D following exposure of the ARC layer to ultra-violet (UV) radiation. Referring toFIG. 1E andcorresponding operation 208 offlowchart 200, theARC layer 112 is exposed to ultra-violet (UV)radiation 114. In an embodiment, the exposure of theARC layer 112 to theUV radiation 114 forms a UV-curedARC layer 116. - It is to be appreciated that although the exposure to ultra-violet (UV)
radiation 114 is depicted herein as being performed following formation of theARC layer 112, such a UV cure can be performed at other stages of the process flow. For example, in a first alternative embodiment, a UV cure is performed subsequent to forming the passivatingdielectric layer 108 but prior to forming theARC layer 112. In one such alternative embodiment, a UV cure is performed subsequent to forming the passivatingdielectric layer 108 but prior to forming intermediate material layer (or layers) 110. In another such alternative embodiment, a UV cure is performed subsequent to forming the passivatingdielectric layer 108 and forming intermediate material layer (or layers) 110. - In an embodiment, exposing the
ARC layer 112 to UV radiation involves exposing theARC layer 112 to light having a wavelength approximately in the range of 250-450 nanometers. In an embodiment, exposing theARC layer 112 to UV radiation involves exposing theARC layer 112 to theUV radiation 114 for a duration approximately in the range of 1 second-1 day. In an embodiment, subsequent to forming theARC layer 112 but prior to exposing theARC layer 112 to theUV radiation 114, the solar cell is heated at a temperature approximately in the range of 200-500 degrees Celsius. -
FIG. 1F illustrates the structure ofFIG. 1E following thermal annealing of the ARC layer. Referring toFIG. 1F andcorresponding operation 210 offlowchart 200, the UV-curedARC layer 116 is thermally annealed, e.g., withthermal radiation 118. In an embodiment, the thermal annealing of the UV-curedARC layer 116 forms a UV-cured and thermally annealedARC layer 119. - In an embodiment, the ARC layer is thermally annealed by heating at a temperature approximately in the range of 200-500 degrees Celsius. In an embodiment, the ARC layer is thermally annealed using a process such as, but not limited to, a forming gas anneal (FGA) process, a rapid thermal anneal (RTA) process, an intra-red (IR) heating process, a furnace heating process, and a laser annealing process.
- In accordance with an embodiment of the present disclosure, the thermal annealing is performed subsequent to curing the ARC layer using
UV radiation exposure 114, as is depicted above. However, in an alternative embodiment, the thermal annealing is performed at substantially the same time as curing the ARC layer usingUV radiation exposure 114. - It is to be appreciated that the above described nexus between the cross-sectional views of
FIGS. 1A-1F and the flowchart ofFIG. 2 is an exemplary embodiment of the method illustrated in theflowchart 200 ofFIG. 2 . However, embodiments of theflowchart 200 ofFIG. 2 are not so limited. - Referring more generally to the
flowchart 200 ofFIG. 2 , atoperation 202, a method of fabricating a solar cell includes forming a passivating dielectric layer on a light-receiving surface of a substrate. Atoperation 206, the method also includes forming an anti-reflective coating (ARC) layer below the passivating dielectric layer. Atoperation 208, the method also includes exposing the ARC layer to ultra-violet (UV) radiation. Atoperation 210, the method also includes, subsequent to exposing the ARC layer to ultra-violet (UV) radiation, thermally annealing the ARC layer. In one embodiment, as depicted inoperation 204 offlowchart 200, an intermediate material layer is formed on the passivating dielectric layer, and the ARC layer is formed on the intermediate material layer. -
FIG. 3 illustrates a cross-sectional view of a back-contact solar cell having emitter regions formed above a back surface of a substrate and having a UV-cured and thermally annealed ARC layer at a light-receiving surface of the substrate, in accordance with an embodiment of the present disclosure. - Referring to
FIG. 3 , a solar cell includes asilicon substrate 100 having a light-receivingsurface 102. A passivatingdielectric layer 108 is disposed on the light-receiving surface of thesilicon substrate 100. An optional intermediate material layer (or layers) 110 is disposed on the passivatingdielectric layer 108. AnARC layer 119 is disposed on the optional intermediate material layer (or layers) 110, as shown, or is disposed on the passivatingdielectric layer 108. In one embodiment, theARC layer 119 is a UV-radiation-cured and thermally annealed ARC layer. As such, the stack of layers on the light-receiving surface of the solar cell ofFIG. 3 may be the same or substantially the same as described in association withFIG. 1A-1F . - Referring again to
FIG. 3 , on the back surface of thesubstrate 100, alternating P-type 120 and N-type 122 emitter regions are formed. In one such embodiment, trenches 121 are disposed between the alternating P-type 120 and N-type 122 emitter regions. More particularly, in an embodiment, first polycrystallinesilicon emitter regions 122 are formed on a first portion of athin dielectric layer 124 and are doped with an N-type impurity. Second polycrystallinesilicon emitter regions 120 are formed on a second portion of thethin dielectric layer 124 and are doped with a P-type impurity. In an embodiment thetunnel dielectric 124 is a silicon oxide layer having a thickness of approximately 2 nanometers or less. - Referring again to
FIG. 3 ,conductive contact structures 128/130 are fabricated by first depositing and patterning an insulatinglayer 126 to have openings and then forming one or more conductive layers in the openings. As described below, in an embodiment, theconductive contact structures 128/130 include metal and are formed by a deposition, lithographic, and etch approach or, alternatively, a printing or plating process or, alternatively, a foil or wire adhesion process. -
FIG. 4 illustrates a cross-sectional view of a back-contact solar cell having emitter regions formed in a back surface of a substrate and having a UV-cured and thermally annealed ARC layer at a light-receiving surface of the substrate, in accordance with an embodiment of the present disclosure. - Referring to
FIG. 4 , a solar cell includes asilicon substrate 100 having a light-receivingsurface 102. A passivatingdielectric layer 108 is disposed on the light-receiving surface of thesilicon substrate 100. An optional intermediate material layer (or layers) 110 is disposed on the passivatingdielectric layer 108. AnARC layer 119 is disposed on the optional intermediate material layer (or layers) 110, as shown, or is disposed on the passivatingdielectric layer 108. In one embodiment, theARC layer 119 is a UV-radiation-cured and thermally annealed ARC layer. As such, the stack of layers on the light-receiving surface of the solar cell ofFIG. 4 may be the same or substantially the same as described in association withFIG. 1A-1F . - Referring again to
FIG. 4 , within the back surface of thesubstrate 100, alternating P-type 150 and N-type 152 emitter regions are formed. More particularly, in an embodiment,first emitter regions 152 are formed within a first portion ofsubstrate 100 and are doped with an N-type impurity.Second emitter regions 150 are formed within a second portion ofsubstrate 100 and are doped with a P-type impurity. Referring again toFIG. 4 ,conductive contact structures 158/160 are fabricated by first depositing and patterning an insulatinglayer 156 to have openings and then forming one or more conductive layers in the openings. As described below, in an embodiment, theconductive contact structures 158/160 include metal and are formed by a deposition, lithographic, and etch approach or, alternatively, a printing or plating process or, alternatively, a foil or wire adhesion process. - Referring to
FIGS. 3 and 4 , in an embodiment, the fabrication of theconductive contacts 128/130 or 158/160 involves the inclusion of one or more sputtered, plated or bonded conductive layers. In an embodiment, theconductive contacts 128/130 or 158/160 are formed by first forming a metal seed layer on the exposed portions of the alternating P-type 120 and N-type 122 emitter regions or the alternating P-type 150 and N-type 152 emitter regions. In one such embodiment, a mask is first formed to expose only select portions of the alternating P-type 120 and N-type 122 emitter regions or the alternating P-type 150 and N-type 152 emitter regions in order to direct the metal seed layer formation to restricted locations. - In an embodiment, the metal seed layer is an aluminum-based metal seed layer. In an embodiment, the metal seed layer includes a layer having a thickness approximately in the range of 0.05 to 20 microns and includes aluminum in an amount greater than approximately 90 atomic %. In an embodiment, the metal seed layer is deposited as a blanket layer which is later patterned, e.g., thus using a deposition, lithographic, and etch approach. In another embodiment, the metal seed layer is deposited as patterned layer. In one such embodiment, the patterned metal seed layer is deposited by printing the patterned metal seed layer.
- In an embodiment, contact formation further includes forming a metal layer by plating on the metal seed layer to form the
conductive contacts 128/130 or 158/160. In an embodiment, the metal layer is a copper layer. Accordingly, in an embodiment, theconductive contacts 128/130 or 158/160 are formed by first forming a metal seed layer and then performing an electroplating process. - In another embodiment, the
conductive contacts 128/130 or 158/160 are formed by printing a paste. The paste may be composed of a solvent and the aluminum/silicon (Al/Si) alloy particles. A subsequent electroplating or electroless-plating process may then be performed. The paste may be formed in addition to, or in place of, the metal seed layer. - In another embodiment, the
conductive contacts 128/130 or 158/160 are formed by first forming the metal seed layer and then adhering a metal foil layer to the metal seed layer. In one such embodiment, the metal foil is an aluminum (Al) foil having a thickness approximately in the range of 5-100 microns. In one embodiment, the Al foil is an aluminum alloy foil including aluminum and second element such as, but not limited to, copper, manganese, silicon, magnesium, zinc, tin, lithium, or combinations thereof. In one embodiment, the Al foil is a temper grade foil such as, but not limited to, F-grade (as fabricated), O-grade (full soft), H-grade (strain hardened) or T-grade (heat treated). In one embodiment, the aluminum foil is an anodized aluminum foil. In an embodiment, the metal foil is welded to the metal seed layer. The metal foil may subsequently be patterned, e.g., by laser ablation and/or etching. - In another embodiment, a metal wire is formed on the metal seed layer. In one such embodiment, the wire is an aluminum (Al) or copper (Cu) wire. In an embodiment, the metal wire is welded to the metal seed layer.
- In another aspect, in accordance with an embodiment of the present disclosure, a UV cure intentionally implemented prior to an anneal process provides for layer UV stability in the field, where the UV cure intentionally provides the stability. Thus, solar cell performance may be improved through the inclusion of a UV cure process. As an example,
FIG. 5 is a plot demonstrating UV stability for samples having undergone a UV cure using an Hg ARC lamp (broad band spectrum, which includes a portion of UVA/UVB) versus samples not having undergone a UV cure, in accordance with an embodiment of the present disclosure. In one such embodiment, the observed improved UV stability is provided as a result of within-wafer uniformity improvement. It is to be appreciated that the metrics used involve the degradation in passivation (DJ0) under accelerated UV degradation tests (where 28 days is equivalent to about 1 year). - In an embodiment, achieving high saturation current density (J0) prior to an annealing operation provides improved UV stability for a solar cell. As an example,
FIG. 6 is aplot 600 demonstrating that higher J0 prior to anneal provides improved UV stability, in accordance with an embodiment of the present disclosure. Referring to plot 600, the higher pre anneal J0, the lower delta J0 under UV. If pre anneal J0 is approximately 15 fA/cm2 higher than anneal J0, at 1 week under accelerated UV degradation tests UV delta J0 is less than 4 fA/cm2. The result is an approximately 50% improved stability as compared to a control sample. Thus, in one embodiment, a UV cure process is implemented to increase J0 before anneal, leading to improved UV stability. - Accordingly, in an embodiment, a solar cell fabrication process includes implementation of a UV cure process to increase J0 prior to an anneal operation. In one such embodiment, the UV cure increases one or more of the saturation current density (J0), the surface recombination velocity, or the interface trap density at an interface of the light-receiving surface of a silicon substrate. In a specific embodiment, such a UV cure is performed after forming an anti-reflective coating (ARC) layer below a passivating dielectric layer formed on the light-receiving surface of the silicon substrate. Subsequent to increasing the saturation current density, the ARC layer is thermally annealed.
- In one embodiment, increasing the saturation current density at the interface involves exposing the ARC layer to UV radiation having a wavelength approximately in the range of 250-450 nanometers for a duration approximately in the range of 1 second-1 day. In one embodiment, thermally annealing the ARC layer involves heating at a temperature approximately in the range of 200-500 degrees Celsius using a process such as, but not limited to, a forming gas anneal (FGA) process, a rapid thermal anneal (RTA) process, an intra-red (IR) heating process, a furnace heating process, or a laser annealing process.
- Referring again to
FIGS. 1F, 3 and 4 , in an embodiment, a solar cell includes a passivatingdielectric layer 108 on a light-receiving surface of a silicon substrate. An anti-reflective coating (ARC)layer 119 is below the passivating dielectric layer. TheARC layer 119 is an ultra-violet (UV) radiation-cured and thermally annealed ARC layer. In one such embodiment, the solar cell further includes anintermediate material layer 110 disposed on the passivatingdielectric layer 108. In a specific embodiment, theintermediate material layer 110 is a layer such as, but not limited to, an N-type micro-crystalline silicon layer, an N-type poly-crystalline silicon layer, an amorphous silicon (a-Si) layer, a silicon-rich silicon nitride layer, or a Group III-V material layer (such as GaP, AlGaP, GaAs, InGaAs, GaN or AlGaN), and theARC layer 119 is disposed on theintermediate material layer 110. In an embodiment, theintermediate material layer 110 is an ultra-violet (UV) radiation-cured and thermally annealed layer or stack of layers. In an embodiment, the passivatingdielectric layer 108 is an ultra-violet (UV) radiation-cured and thermally annealed passivating dielectric layer. - Although certain materials are described specifically with reference to above described embodiments, some materials may be readily substituted with others with such embodiments remaining within the spirit and scope of embodiments of the present disclosure. For example, in an embodiment, a different material substrate, such as a group III-V material substrate, can be used instead of a silicon substrate. Furthermore, it is to be appreciated that, where the ordering of N+ and then P+ type doping is described specifically for emitter regions on a back surface of a solar cell, other embodiments contemplated include the opposite ordering of conductivity type, e.g., P+ and then N+ type doping, respectively. Additionally, although reference is made significantly to back contact solar cell arrangements, it is to be appreciated that approaches described herein may have application to front contact solar cells or bi-facial architectures as well. It is also to be appreciated that both front side and back side surfaces of any such solar cells may benefit from a UV cure process. In other embodiments, the above described approaches can be applicable to manufacturing of other than solar cells. For example, manufacturing of light emitting diode (LEDs) may benefit from approaches described herein.
- Furthermore, in an embodiment, a cluster plasma enhanced chemical vapor deposition (PECVD) tool can be used to combine many of the above described process operations in a single pass in a process tool. For example, in one such embodiment, up to four distinct PECVD operations and a UV-exposure and/or RTP operation can be performed in a single pass in a cluster tool. The PECVD operations can include depositions of one or more layers such as one or more of the above described passivating dielectric layer, intermediate material layer(s), and the ARC layer.
- Thus, methods of fabricating solar cells using UV-curing of light-receiving surfaces of the solar cells, and the resulting solar cells, have been disclosed.
- Although specific embodiments have been described above, these embodiments are not intended to limit the scope of the present disclosure, even where only a single embodiment is described with respect to a particular feature. Examples of features provided in the disclosure are intended to be illustrative rather than restrictive unless stated otherwise. The above description is intended to cover such alternatives, modifications, and equivalents as would be apparent to a person skilled in the art having the benefit of the present disclosure.
- The scope of the present disclosure includes any feature or combination of features disclosed herein (either explicitly or implicitly), or any generalization thereof, whether or not it mitigates any or all of the problems addressed herein. Accordingly, new claims may be formulated during prosecution of the present application (or an application claiming priority thereto) to any such combination of features. In particular, with reference to the appended claims, features from dependent claims may be combined with those of the independent claims and features from respective independent claims may be combined in any appropriate manner and not merely in the specific combinations enumerated in the appended claims.
Claims (19)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/829,152 US20220293801A1 (en) | 2016-11-11 | 2022-05-31 | Uv-curing of light-receiving surfaces of solar cells |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/349,944 US20180138328A1 (en) | 2016-11-11 | 2016-11-11 | Uv-curing of light-receiving surfaces of solar cells |
US16/704,983 US11374145B2 (en) | 2016-11-11 | 2019-12-05 | UV-curing of light-receiving surfaces of solar cells |
US17/829,152 US20220293801A1 (en) | 2016-11-11 | 2022-05-31 | Uv-curing of light-receiving surfaces of solar cells |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/704,983 Division US11374145B2 (en) | 2016-11-11 | 2019-12-05 | UV-curing of light-receiving surfaces of solar cells |
Publications (1)
Publication Number | Publication Date |
---|---|
US20220293801A1 true US20220293801A1 (en) | 2022-09-15 |
Family
ID=62108738
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/349,944 Abandoned US20180138328A1 (en) | 2016-11-11 | 2016-11-11 | Uv-curing of light-receiving surfaces of solar cells |
US16/704,983 Active US11374145B2 (en) | 2016-11-11 | 2019-12-05 | UV-curing of light-receiving surfaces of solar cells |
US17/829,152 Pending US20220293801A1 (en) | 2016-11-11 | 2022-05-31 | Uv-curing of light-receiving surfaces of solar cells |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/349,944 Abandoned US20180138328A1 (en) | 2016-11-11 | 2016-11-11 | Uv-curing of light-receiving surfaces of solar cells |
US16/704,983 Active US11374145B2 (en) | 2016-11-11 | 2019-12-05 | UV-curing of light-receiving surfaces of solar cells |
Country Status (2)
Country | Link |
---|---|
US (3) | US20180138328A1 (en) |
CN (2) | CN108074990A (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180138328A1 (en) * | 2016-11-11 | 2018-05-17 | Sunpower Corporation | Uv-curing of light-receiving surfaces of solar cells |
CN109786476B (en) * | 2018-12-27 | 2021-05-28 | 中国科学院宁波材料技术与工程研究所 | Passivation contact structure and application thereof in silicon solar cell |
Citations (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4751191A (en) * | 1987-07-08 | 1988-06-14 | Mobil Solar Energy Corporation | Method of fabricating solar cells with silicon nitride coating |
US6091021A (en) * | 1996-11-01 | 2000-07-18 | Sandia Corporation | Silicon cells made by self-aligned selective-emitter plasma-etchback process |
US20060269731A1 (en) * | 2003-12-17 | 2006-11-30 | Bridgestone Corporation | Antireflection film, electromagnetic wave shielding light transmitting window material, gas discharge type light emitting panel, flat display panel, show window material and solar cell module |
US20070169808A1 (en) * | 2006-01-26 | 2007-07-26 | Kherani Nazir P | Solar cell |
US20090025777A1 (en) * | 2007-07-26 | 2009-01-29 | Guardian Industries Corp. | Method of making an antireflective silica coating, resulting product and photovoltaic device comprising same |
US20090151784A1 (en) * | 2007-12-14 | 2009-06-18 | Hsin-Chiao Luan | Anti-Reflective Coating With High Optical Absorption Layer For Backside Contact Solar Cells |
US20100024874A1 (en) * | 2008-07-31 | 2010-02-04 | Guardian Industries Corp. | Titania coating and method of making same |
US20110027935A1 (en) * | 2008-03-14 | 2011-02-03 | Atomic Energy Council - Institute Of Nuclear Energy Research | Method for making a full-spectrum solar cell with an anti-reflection layer doped with silicon quantum dots |
US20110056545A1 (en) * | 2009-09-07 | 2011-03-10 | Kwangsun Ji | Solar cell |
US20110240105A1 (en) * | 2010-03-30 | 2011-10-06 | Andy Luan | Leakage pathway layer for solar cell |
US20120171804A1 (en) * | 2004-11-30 | 2012-07-05 | Solexel, Inc. | Patterning of silicon oxide layers using pulsed laser ablation |
US20130164879A1 (en) * | 2011-12-21 | 2013-06-27 | Peter J. Cousins | Hybrid polysilicon heterojunction back contact cell |
US20140083498A1 (en) * | 2012-09-27 | 2014-03-27 | Lg Electronics Inc. | Solar cell and method of manufacturing the same |
US20150007881A1 (en) * | 2012-01-16 | 2015-01-08 | Heraeus Precious Metals North America Conshohocken Llc | Aluminum conductor paste for back surface passivated cells with locally opened vias |
US20150050771A1 (en) * | 2013-08-14 | 2015-02-19 | Vivek Sharma | Method and tool to reverse the charges in anti-reflection films used for solar cell applications |
US9050623B1 (en) * | 2008-09-12 | 2015-06-09 | Novellus Systems, Inc. | Progressive UV cure |
US9190556B2 (en) * | 2012-05-21 | 2015-11-17 | Newsouth Innovations Pty Limited | Advanced hydrogenation of silicon solar cells |
US20150380581A1 (en) * | 2014-06-27 | 2015-12-31 | Michael C. Johnson | Passivation of light-receiving surfaces of solar cells with crystalline silicon |
US20180138328A1 (en) * | 2016-11-11 | 2018-05-17 | Sunpower Corporation | Uv-curing of light-receiving surfaces of solar cells |
US20180138354A1 (en) * | 2016-11-11 | 2018-05-17 | Sunpower Corporation | Solar cell curing tool |
US20190137676A1 (en) * | 2015-12-30 | 2019-05-09 | Kolon Industries, Inc. | Wire grid polarizing plate and optical component including same |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8129290B2 (en) | 2005-05-26 | 2012-03-06 | Applied Materials, Inc. | Method to increase tensile stress of silicon nitride films using a post PECVD deposition UV cure |
US7851232B2 (en) | 2006-10-30 | 2010-12-14 | Novellus Systems, Inc. | UV treatment for carbon-containing low-k dielectric repair in semiconductor processing |
EP3025377B1 (en) | 2013-07-26 | 2020-04-01 | NewSouth Innovations Pty Limited | Thermal processing in silicon |
US9825191B2 (en) * | 2014-06-27 | 2017-11-21 | Sunpower Corporation | Passivation of light-receiving surfaces of solar cells with high energy gap (EG) materials |
-
2016
- 2016-11-11 US US15/349,944 patent/US20180138328A1/en not_active Abandoned
-
2017
- 2017-11-13 CN CN201711114424.0A patent/CN108074990A/en active Pending
- 2017-11-13 CN CN202310749673.6A patent/CN116779721A/en active Pending
-
2019
- 2019-12-05 US US16/704,983 patent/US11374145B2/en active Active
-
2022
- 2022-05-31 US US17/829,152 patent/US20220293801A1/en active Pending
Patent Citations (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4751191A (en) * | 1987-07-08 | 1988-06-14 | Mobil Solar Energy Corporation | Method of fabricating solar cells with silicon nitride coating |
US6091021A (en) * | 1996-11-01 | 2000-07-18 | Sandia Corporation | Silicon cells made by self-aligned selective-emitter plasma-etchback process |
US20060269731A1 (en) * | 2003-12-17 | 2006-11-30 | Bridgestone Corporation | Antireflection film, electromagnetic wave shielding light transmitting window material, gas discharge type light emitting panel, flat display panel, show window material and solar cell module |
US20120171804A1 (en) * | 2004-11-30 | 2012-07-05 | Solexel, Inc. | Patterning of silicon oxide layers using pulsed laser ablation |
US20070169808A1 (en) * | 2006-01-26 | 2007-07-26 | Kherani Nazir P | Solar cell |
US20090025777A1 (en) * | 2007-07-26 | 2009-01-29 | Guardian Industries Corp. | Method of making an antireflective silica coating, resulting product and photovoltaic device comprising same |
US8450594B2 (en) * | 2007-07-26 | 2013-05-28 | Guardian Industries Corp. | Method of making an antireflective silica coating, resulting product and photovoltaic device comprising same |
US20090151784A1 (en) * | 2007-12-14 | 2009-06-18 | Hsin-Chiao Luan | Anti-Reflective Coating With High Optical Absorption Layer For Backside Contact Solar Cells |
US20110027935A1 (en) * | 2008-03-14 | 2011-02-03 | Atomic Energy Council - Institute Of Nuclear Energy Research | Method for making a full-spectrum solar cell with an anti-reflection layer doped with silicon quantum dots |
US20100024874A1 (en) * | 2008-07-31 | 2010-02-04 | Guardian Industries Corp. | Titania coating and method of making same |
US9050623B1 (en) * | 2008-09-12 | 2015-06-09 | Novellus Systems, Inc. | Progressive UV cure |
US20110056545A1 (en) * | 2009-09-07 | 2011-03-10 | Kwangsun Ji | Solar cell |
US20110240105A1 (en) * | 2010-03-30 | 2011-10-06 | Andy Luan | Leakage pathway layer for solar cell |
US20130164879A1 (en) * | 2011-12-21 | 2013-06-27 | Peter J. Cousins | Hybrid polysilicon heterojunction back contact cell |
US20150007881A1 (en) * | 2012-01-16 | 2015-01-08 | Heraeus Precious Metals North America Conshohocken Llc | Aluminum conductor paste for back surface passivated cells with locally opened vias |
US9190556B2 (en) * | 2012-05-21 | 2015-11-17 | Newsouth Innovations Pty Limited | Advanced hydrogenation of silicon solar cells |
US20140083498A1 (en) * | 2012-09-27 | 2014-03-27 | Lg Electronics Inc. | Solar cell and method of manufacturing the same |
US20150050771A1 (en) * | 2013-08-14 | 2015-02-19 | Vivek Sharma | Method and tool to reverse the charges in anti-reflection films used for solar cell applications |
US20150380581A1 (en) * | 2014-06-27 | 2015-12-31 | Michael C. Johnson | Passivation of light-receiving surfaces of solar cells with crystalline silicon |
US20190137676A1 (en) * | 2015-12-30 | 2019-05-09 | Kolon Industries, Inc. | Wire grid polarizing plate and optical component including same |
US20180138328A1 (en) * | 2016-11-11 | 2018-05-17 | Sunpower Corporation | Uv-curing of light-receiving surfaces of solar cells |
US20180138354A1 (en) * | 2016-11-11 | 2018-05-17 | Sunpower Corporation | Solar cell curing tool |
US20200111924A1 (en) * | 2016-11-11 | 2020-04-09 | Sunpower Corporation | Uv-curing of light-receiving surfaces of solar cells |
Also Published As
Publication number | Publication date |
---|---|
CN116779721A (en) | 2023-09-19 |
US20180138328A1 (en) | 2018-05-17 |
US20200111924A1 (en) | 2020-04-09 |
CN108074990A (en) | 2018-05-25 |
US11374145B2 (en) | 2022-06-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9825191B2 (en) | Passivation of light-receiving surfaces of solar cells with high energy gap (EG) materials | |
AU2014366256B2 (en) | Solar cell emitter region fabrication with differentiated P-type and N-type region architectures | |
EP3161874B1 (en) | Passivation of light-receiving surfaces of solar cells with crystalline silicon | |
US20220293801A1 (en) | Uv-curing of light-receiving surfaces of solar cells | |
US9525083B2 (en) | Solar cell emitter region fabrication with differentiated P-type and N-type architectures and incorporating a multi-purpose passivation and contact layer | |
US11101398B2 (en) | Blister-free polycrystalline silicon for solar cells | |
US20230155039A1 (en) | Solar cells with differentiated p-type and n-type region architectures | |
US20160284917A1 (en) | Passivation Layer for Solar Cells | |
KR20190082152A (en) | Chemical polishing of solar cell surfaces and the resulting structures | |
US20190386158A1 (en) | Plasma-curing of light-receiving surfaces of solar cells | |
US11682744B2 (en) | Solar cells having hybrid architectures including differentiated P-type and N-type regions | |
US10950740B2 (en) | Solar cells having differentiated P-type and N-type architectures | |
US20190207041A1 (en) | Solar cells having differentiated p-type and n-type architectures fabricated using an etch paste |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TOTAL MARKETING SERVICES, FRANCE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JAFFRENNOU, PERINE;POULAIN, GILLES OLAV TANGUY SYLVAIN;SIGNING DATES FROM 20170516 TO 20170607;REEL/FRAME:060074/0797 Owner name: SUNPOWER CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SHEN, YU-CHEN;JOHNSON, MICHAEL C.;RIM, SEUNG BUM;SIGNING DATES FROM 20170504 TO 20170602;REEL/FRAME:060074/0785 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
AS | Assignment |
Owner name: MAXEON SOLAR PTE. LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SUNPOWER CORPORATION;REEL/FRAME:062699/0875 Effective date: 20221214 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: AWAITING RESPONSE FOR INFORMALITY, FEE DEFICIENCY OR CRF ACTION |