US20200185514A1 - Semiconductor devices and methods for forming the same - Google Patents
Semiconductor devices and methods for forming the same Download PDFInfo
- Publication number
- US20200185514A1 US20200185514A1 US16/213,060 US201816213060A US2020185514A1 US 20200185514 A1 US20200185514 A1 US 20200185514A1 US 201816213060 A US201816213060 A US 201816213060A US 2020185514 A1 US2020185514 A1 US 2020185514A1
- Authority
- US
- United States
- Prior art keywords
- layer
- dopant
- compound semiconductor
- source
- dopant holding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 130
- 238000000034 method Methods 0.000 title claims description 40
- 239000002019 doping agent Substances 0.000 claims abstract description 133
- 150000001875 compounds Chemical class 0.000 claims abstract description 74
- 230000004888 barrier function Effects 0.000 claims abstract description 48
- 239000000758 substrate Substances 0.000 claims abstract description 32
- 230000005533 two-dimensional electron gas Effects 0.000 claims description 38
- 238000011084 recovery Methods 0.000 claims description 30
- 238000000231 atomic layer deposition Methods 0.000 claims description 20
- 238000004943 liquid phase epitaxy Methods 0.000 claims description 20
- 229910002601 GaN Inorganic materials 0.000 claims description 14
- 238000005229 chemical vapour deposition Methods 0.000 claims description 13
- 229910052751 metal Inorganic materials 0.000 claims description 12
- 239000002184 metal Substances 0.000 claims description 12
- 238000001451 molecular beam epitaxy Methods 0.000 claims description 10
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 claims description 9
- RNQKDQAVIXDKAG-UHFFFAOYSA-N aluminum gallium Chemical compound [Al].[Ga] RNQKDQAVIXDKAG-UHFFFAOYSA-N 0.000 claims description 6
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims description 5
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 claims description 5
- 239000013078 crystal Substances 0.000 claims description 5
- 229910021389 graphene Inorganic materials 0.000 claims description 5
- 229910052738 indium Inorganic materials 0.000 claims description 5
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 claims description 5
- 239000010410 layer Substances 0.000 description 239
- 230000008569 process Effects 0.000 description 22
- 239000000463 material Substances 0.000 description 21
- 238000005530 etching Methods 0.000 description 10
- 238000005137 deposition process Methods 0.000 description 9
- 229910045601 alloy Inorganic materials 0.000 description 8
- 239000000956 alloy Substances 0.000 description 8
- 230000006911 nucleation Effects 0.000 description 6
- 238000010899 nucleation Methods 0.000 description 6
- 239000004020 conductor Substances 0.000 description 5
- PIGFYZPCRLYGLF-UHFFFAOYSA-N Aluminum nitride Chemical compound [Al]#N PIGFYZPCRLYGLF-UHFFFAOYSA-N 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 238000005240 physical vapour deposition Methods 0.000 description 4
- 238000001020 plasma etching Methods 0.000 description 4
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 3
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- 230000005669 field effect Effects 0.000 description 3
- 150000004767 nitrides Chemical class 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 229920002120 photoresistant polymer Polymers 0.000 description 3
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 239000011651 chromium Substances 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 238000009616 inductively coupled plasma Methods 0.000 description 2
- 239000011777 magnesium Substances 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 2
- 239000010936 titanium Substances 0.000 description 2
- 229910000838 Al alloy Inorganic materials 0.000 description 1
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- FYYHWMGAXLPEAU-UHFFFAOYSA-N Magnesium Chemical compound [Mg] FYYHWMGAXLPEAU-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 1
- HMDDXIMCDZRSNE-UHFFFAOYSA-N [C].[Si] Chemical compound [C].[Si] HMDDXIMCDZRSNE-UHFFFAOYSA-N 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- AJGDITRVXRPLBY-UHFFFAOYSA-N aluminum indium Chemical compound [Al].[In] AJGDITRVXRPLBY-UHFFFAOYSA-N 0.000 description 1
- SNAAJJQQZSMGQD-UHFFFAOYSA-N aluminum magnesium Chemical compound [Mg].[Al] SNAAJJQQZSMGQD-UHFFFAOYSA-N 0.000 description 1
- NWAIGJYBQQYSPW-UHFFFAOYSA-N azanylidyneindigane Chemical compound [In]#N NWAIGJYBQQYSPW-UHFFFAOYSA-N 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000012467 final product Substances 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 230000009931 harmful effect Effects 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 229910052741 iridium Inorganic materials 0.000 description 1
- GKOZUEZYRPOHIO-UHFFFAOYSA-N iridium atom Chemical compound [Ir] GKOZUEZYRPOHIO-UHFFFAOYSA-N 0.000 description 1
- 229910052749 magnesium Inorganic materials 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000007935 neutral effect Effects 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7786—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02538—Group 13/15 materials
- H01L21/0254—Nitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66446—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
- H01L29/66462—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0895—Tunnel injectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1066—Gate region of field-effect devices with PN junction gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/2003—Nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/432—Heterojunction gate for field effect devices
Definitions
- the embodiment of the present disclosure relates to semiconductor manufacturing, and in particular it relates to semiconductor devices and methods for forming same.
- a high electron mobility transistor also known as a heterostructure field-effect transistor (HFET) or a modulation-doped field-effect transistor (MODFET) is a kind of a field effect transistor (FET) formed of semiconductor materials having different energy gaps.
- a two-dimensional electron gas (2DEG) layer is formed at the interface between two different semiconductor materials that are adjacent to each other. Due to the high electron mobility of the two-dimensional electron gas, the HEMT can have high breakdown voltage, high electron mobility, low on-resistance and low input capacitance, and is therefore suitable for high-power components.
- the HEMT In order to improve performance, the HEMT is usually doped. However, the doping process may be accompanied by defects and may even damage the HEMT. Therefore, it is necessary to continuously develop an improved HEMT to improve the performance, improve the yield and have a wider range of applications.
- a semiconductor device in accordance with some embodiments of the present disclosure, includes a channel layer disposed over a substrate; a barrier layer disposed over the channel layer; a compound semiconductor layer and a dopant holding layer disposed over the barrier layer; a source/drain pair disposed over the substrate and on both sides of the compound semiconductor layer; and a gate disposed on the compound semiconductor layer.
- a dopant content of the dopant holding layer is higher than a dopant content outside of the dopant holding layer.
- the dopant holding layer includes aluminum nitride, aluminum gallium nitride, indium gallium nitride, or a combination thereof.
- a thickness of the dopant holding layer is between 0.5 nm and 5 nm.
- the dopant holding layer includes a first dopant holding layer disposed on a top, an interior, or a bottom of the compound semiconductor layer; and/or a second dopant holding layer covering a sidewall of the compound semiconductor layer and extending between the source/drain pair and the barrier layer.
- the semiconductor device further includes the source/drain pair passing through the barrier layer and extending into the channel layer, and the second dopant holding layer extending between the source/drain pair and the channel layer.
- the second dopant holding layer has an opening disposed on the compound semiconductor layer, and the gate is disposed at the opening.
- the semiconductor device further includes a two-dimensional electron gas (2DEG) recovery layer covering a sidewall of the compound semiconductor layer and extending between the source/drain pair and the barrier layer.
- 2DEG two-dimensional electron gas
- the semiconductor device further includes the source/drain pair passing through the barrier layer and extending into the channel layer, and the two-dimensional electron gas recovery layer extending between the source/drain pair and the channel layer.
- the two-dimensional electron gas recovery layer includes a hexagonal crystal binary compound semiconductor, graphene, or a combination thereof.
- a method for forming semiconductor devices includes forming a channel layer over a substrate; forming a barrier layer over the channel layer; forming a compound semiconductor layer and a dopant holding layer over the barrier layer; forming a source/drain pair over the substrate and on both sides of the compound semiconductor layer; and forming a gate over the compound semiconductor layer.
- forming the dopant holding layer includes using metal organic chemical vapor deposition (MOCVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), liquid phase epitaxy (LPE), or a combination thereof.
- MOCVD metal organic chemical vapor deposition
- ALD atomic layer deposition
- MBE molecular beam epitaxy
- LPE liquid phase epitaxy
- the dopant holding layer includes aluminum nitride, aluminum gallium nitride, indium gallium nitride, or a combination thereof.
- a thickness of the dopant holding layer is between 0.5 nm and 5 nm.
- forming the dopant holding layer includes forming a first dopant holding layer at a top, an interior, or a bottom of the compound semiconductor layer during the formation of the compound semiconductor layer; and/or forming a second dopant holding layer on a sidewall of the compound semiconductor layer, wherein the second dopant holding layer extends between the source/drain pair and the channel layer.
- the source/drain pair extends further into the channel layer, and the second dopant holding layer extends between the source/drain pair and the channel layer.
- the second dopant holding layer has an opening formed over the compound semiconductor layer, and the gate is disposed at the opening.
- the method further includes forming a two-dimensional electron gas (2DEG) recovery layer on a sidewall of the compound semiconductor layer, wherein the two-dimensional electron gas recovery layer extends between the source/drain pair and the channel layer.
- 2DEG two-dimensional electron gas
- the source/drain pair further pass through the barrier layer and extend into the channel layer, and the two-dimensional electron gas recovery layer extends between the source/drain pair and the channel layer.
- the two-dimensional electron gas recovery layer includes a hexagonal crystal binary compound semiconductor, graphene, or a combination thereof.
- FIGS. 1A-1C are cross-sectional views illustrating a semiconductor device at various stages of manufacture in accordance with some embodiments of the present disclosure.
- FIGS. 2-4 are cross-sectional views illustrating semiconductor devices in accordance with another embodiment of the present disclosure.
- the description of “forming a second element on a first element” may include embodiments in which the first element is in direct contact with the second element, and may also include embodiments in which additional elements are disposed between the first element and the second element such that the first element and the second element are not in direct contact, and spatially relative descriptors of the first element and the second element may change as the device is operated or used in different orientations.
- a semiconductor device and a method for forming the same are described in accordance with some embodiments of the present disclosure, and are particularly applicable to a high electron mobility transistor (HEMT).
- the present disclosure provides a semiconductor device including a dopant holding layer to prevent dopants in a compound semiconductor layer diffuse into surrounding components, and avoid subsequent processes, such as an etching process, affecting regions under the dopant holding layer, thereby improving the yield of semiconductor devices.
- FIGS. 1A-1C are cross-sectional views illustrating a semiconductor device at various stages of manufacture in accordance with some embodiments of the present disclosure.
- a semiconductor device 100 includes a substrate 110 . Any substrate material suitable for a semiconductor device may be used.
- the substrate 110 may be a bulk semiconductor substrate or a composite substrate formed of different materials, and the substrate 110 may be doped (e.g., using p-type or n-type dopants) or undoped.
- the substrate 110 may include a semiconductor substrate, a glass substrate, or a ceramic substrate, for example, a silicon substrate, a silicon germanium substrate, a silicon carbide (SiC) substrate, an aluminum nitride (AlN) substrate, a sapphire substrate, a combination thereof, or the like.
- the substrate 110 may include a semiconductor-on-insulator (SOI) substrate formed by providing a semiconductor material over an insulating layer.
- SOI semiconductor-on-insulator
- a nucleation layer 120 is formed over the substrate 110 to relieve the lattice mismatch between the substrate 110 and layers grown thereon and improve the crystalline quality.
- the nucleation layer 120 may be formed by a deposition process, such as metal organic chemical vapor deposition (MOCVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), liquid phase epitaxy (LPE), the like, or a combination thereof.
- MOCVD metal organic chemical vapor deposition
- ALD atomic layer deposition
- MBE molecular beam epitaxy
- LPE liquid phase epitaxy
- the thickness of the nucleation layer 120 may range from about 1 nanometer (nm) to about 500 nm, such as about 200 nm.
- a buffer layer 130 is formed over the nucleation layer 120 to relieve the lattice mismatch between different layers and improve the crystalline quality.
- the nucleation layer 120 is optional.
- the buffer layer 130 may be formed directly on the substrate without providing the nucleation layer 120 , to reduce the number of steps in the process and to improve performance.
- the buffer layer 130 may include a group III-V compound semiconductor material, such as a group III nitride.
- the buffer layer 130 may include gallium nitride (GaN), aluminum nitride (AlN), aluminum gallium nitride (AlGaN), aluminum indium nitride (AlInN), the like, or a combination thereof.
- the buffer layer 130 may be formed by a deposition process, such as metal organic chemical vapor deposition (MOCVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), liquid phase epitaxy (LPE), the like, or a combination thereof.
- MOCVD metal organic chemical vapor deposition
- ALD atomic layer deposition
- MBE molecular beam epitaxy
- LPE liquid phase epitaxy
- the channel layer 140 may include one or more group III-V compound semiconductor materials, such as a group III nitride.
- the channel layer 140 is, for example, GaN, AlGaN, InGaN, InAlGaN, the like, or a combination thereof.
- the channel layer 140 may be doped or undoped.
- the channel layer 140 may be formed by a deposition process, such as metal organic chemical vapor deposition (MOCVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), liquid phase epitaxy (LPE), the like, or a combination thereof.
- the thickness of the channel layer 140 may range from about 0.05 micrometers ( ⁇ m) to about 1 ⁇ m, such as about 0.2 ⁇ m.
- a barrier layer 150 is formed over the channel layer 140 to create a two-dimensional electron gas (2DEG) at an interface between the channel layer 140 and the barrier layer 150 .
- the barrier layer 150 may be formed by a deposition process, such as metal organic chemical vapor deposition (MOCVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), liquid phase epitaxy (LPE), the like, or a combination thereof.
- the barrier layer 150 may include a group III-V compound semiconductor material, such as a group III nitride.
- the barrier layer 150 may include AlN, AlGaN, AlInN, AlGaInN, the like, or a combination thereof.
- the barrier layer 150 may include a single layer or a multilayer structure, and the barrier layer 150 may be doped or undoped. In some embodiments, the thickness of the barrier layer 150 may range from about 1 nm to about 30 nm, such as about 20 nm.
- a compound semiconductor layer 160 is disposed over the barrier layer 150 to vacate the two-dimensional electron gas under a gate to achieve a normally-off state of the semiconductor device in accordance with some embodiments.
- the compound semiconductor layer 160 includes u-type, n-type or p-type doped GaN.
- the thickness of the compound semiconductor layer 160 may range from about 30 nm to about 150 nm, such as about 80 nm.
- the compound semiconductor layer 160 may be formed by a deposition process and a patterning process.
- the deposition process includes metal organic chemical vapor deposition (MOCVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), liquid phase epitaxy (LPE), the like, or a combination thereof.
- the patterning process includes forming a patterned mask layer (not illustrated) on the deposited material layer, then etching a portion of the deposited material layer that is not covered by the patterned mask layer, and forming the compound semiconductor layer 160 . The position of the compound semiconductor layer 160 is adjusted according to the position of the gate to be set.
- the patterned mask layer may be a photoresist, such as a positive photoresist or a negative photoresist.
- the patterned mask layer may be a hard mask, such as silicon oxide, silicon nitride, silicon oxynitride, silicon carbide, silicon carbon nitride, the like, or a combination thereof.
- the patterned mask layer may be formed by spin-on coating, physical vapor deposition (PVD), chemical vapor deposition (CVD), the like, or a combination thereof.
- the deposited material layer may be etched by using a dry etch process, a wet etch process, or a combination thereof.
- the deposited material layer may be etched by reactive ion etching (RIE), inductively-coupled plasma (ICP) etching, neutral beam etching (NBE), electron cyclotron resonance (ERC) etching, the like, or a combination thereof.
- RIE reactive ion etching
- ICP inductively-coupled plasma
- NBE neutral beam etching
- ERP electron cyclotron resonance
- the compound semiconductor layer 160 as illustrated in the figures has substantially vertical sidewalls and a flat upper surface, but the present disclosure is not limited thereto, and the compound semiconductor layer 160 may have another shape, such as an inclined sidewall and/or an uneven surface.
- forming the compound semiconductor layer 160 further includes being doped with a dopant.
- the dopant may include magnesium (Mg).
- Mg magnesium
- heat treatment is usually performed several times, so that the dopant thermal diffuses out of the compound semiconductor layer 160 and into other components and therefore affects the performance of the semiconductor device 100 , for example, lowering the threshold voltage (Vth).
- a first dopant holding layer 170 is disposed in the compound semiconductor layer 160 to form a stable alloy with the dopant to avoiding the dopant diffusing outward to other components in accordance with some embodiments.
- the first dopant holding layer 170 may be formed by a deposition process, such as metal organic chemical vapor deposition (MOCVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), liquid phase epitaxy (LPE), the like, or a combination thereof.
- the first dopant holding layer 170 may be formed during the formation of the compound semiconductor layer 160 .
- the first dopant holding layer 170 has a thickness T 1 ranging from about 0.5 nm to about 5 nm, such as about 4 nm.
- the first dopant holding layer 170 may include aluminum nitride (AlN), aluminum gallium nitride (AlGaN), indium gallium nitride (InGaN), the like, or a combination thereof. Since the material selected for the first dopant holding layer 170 may form an alloy, such as a magnesium aluminum alloy, with the dopant, the dopant may be fixed at the location of the first dopant holding layer 170 . Therefore, the dopant content of the first dopant holding layer 170 is higher than the dopant content outside of the first dopant holding layer 170 .
- AlN aluminum nitride
- AlGaN aluminum gallium nitride
- InGaN indium gallium nitride
- the first dopant holding layer 170 is in the compound semiconductor layer 160 , but the present disclosure is not limited thereto, and the position of the first dopant holding layer 170 may be adjusted.
- the first dopant holding layer 170 may be disposed on the top or bottom of the compound semiconductor layer 160 .
- the first dopant holding layer 170 is disposed in the compound semiconductor layer 160 , as compared to the first dopant holding layer 170 disposed on the top or the bottom of the compound semiconductor layer 160 , to maintain the dopant farther away from other components and to reduce the likelihood that the dopant will affect other components since the first dopant holding layer 170 is separated from other components (e.g., barrier layer 150 ).
- a source/drain pair 180 and a gate 190 are provided to form the semiconductor device 100 in accordance with some embodiments.
- the source/drain pair 180 are respectively located on opposite sides of the compound semiconductor layer 160 over the substrate 110 .
- the source/drain pair 180 and the gate 190 may be formed by performing a patterning process to etch the barrier layer 150 and the channel layer 140 on the opposite sides of the compound semiconductor layer 160 to form a pair of recesses which pass through the barrier layer 150 and extend into the channel layer 140 .
- a conductive material is deposited over the pair of recesses and the compound semiconductor layer 160 , and the patterned process is performed on the deposited conductive material to form the source/drain pair 180 and the gate 190 at a predetermined location.
- the deposition process of the conductive material may include physical vapor deposition (PVD), chemical vapor deposition (CVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), liquid phase epitaxy (LPE), the like, or a combination thereof.
- the conductive material may include a metal, a metal silicide, a semiconductor material, the like, or a combination thereof.
- the metal may be gold (Au), nickel (Ni), platinum (Pt), palladium (Pd), iridium (Ir), titanium (Ti), chromium (Cr), tungsten (W), aluminum (Al), copper (Cu), titanium nitride (TiN), the like, an alloy thereof, a multilayer thereof, or a combination thereof, and the semiconductor material may include polycrystalline silicon (poly-Si) or polycrystalline germanium (poly-Ge).
- the source/drain pair 180 are on the barrier layer 150 and extend into the barrier layer 150 and the channel layer 140 , but the present disclosure is not limited thereto, and the depth to which the source/drain pair 180 extends may be adjusted based on the desired characteristics of the final product.
- the source/drain pair 180 may extend only into a portion of the barrier layer 150 or may not extend into the barrier layer 150 to prevent the source/drain pair 180 from passing through the two-dimensional electron gas, and thereby maintaining the two-dimensional electron gas at the interface between the channel layer 140 and the barrier layer 150 .
- the source/drain 180 and the gate 190 are formed in the same step as described herein, but the present disclosure is not limited thereto.
- the gate 190 may be formed after the formation of the source/drain 180 .
- the source/drain 180 and the gate 190 may be formed independently by the same or different processes and materials.
- the shape of the source/drain 180 and the gate 190 are not limited to the vertical sidewalls as illustrated in the figures, and may have inclined sidewalls or another shape.
- the first dopant holding layer 170 disposed in the semiconductor device 100 may form a stable alloy with the dopant in the compound semiconductor layer 160 to improve the thermal stability of the dopant in order to avoid the dopant diffusing outward to the surrounding components and may also protect the underlying region during subsequent processes, thereby improve the yield of the semiconductor device 100 .
- the first dopant holding layer 170 disposed in the compound semiconductor layer 160 may have a spacing between the alloy formed by the dopant and the first dopant holding layer 170 and other components, thereby reducing possible harmful effects caused by the dopant.
- FIG. 2 is a cross-sectional view illustrating a semiconductor device 200 in accordance with other embodiments.
- a second dopant holding layer 210 may be disposed to cover the sidewall of the compound semiconductor layer 160 and extend between the source/drain pair 180 and the barrier layer 150 to avoid the dopant diffusing outward and protect the underlying components.
- the second dopant holding layer 210 may be formed by the processes and materials of the first dopant holding layer 170 as previously described. Since the material selected for the second dopant holding layer 210 may form a thermally stable alloy with the dopant, the dopant may be fixed at the location of the second dopant holding layer 210 . Therefore, the dopant content of the second dopant holding layer 210 is higher than the dopant content outside of the second dopant holding layer 210 . In some embodiments, the second dopant holding layer 210 has a thickness T 2 ranging from about 0.5 nm to about 5 nm, such as about 4 nm.
- an opening 220 is formed on the second dopant holding layer 210 , and the opening 220 is over the compound semiconductor layer 160 .
- the position of the opening 220 is adjusted according to the position of the gate 190 to be set.
- the opening 220 may be formed by etching a portion of the second dopant holding layer 210 which is exposed by the patterned mask layer with a patterned mask layer (not illustrated) to remove the portion of the second dopant holding layer 210 .
- the materials and methods for forming the patterned mask layer are as described above, and will not be repeated again.
- the second dopant holding layer 210 may be etched by using a dry etch process, a wet etch process, or a combination thereof.
- the second dopant holding layer 210 may be etched by reactive ion etching (RIE), inductively coupled plasma (ICP) etching, neutron beam etching (NBE), electron cyclotron resonance (ERC) etching, the like, or a combination thereof.
- RIE reactive ion etching
- ICP inductively coupled plasma
- NBE neutron beam etching
- ERP electron cyclotron resonance
- a conductive material is deposited in the opening 220 and in a pair of recesses to provide a source/drain pair 180 over the barrier layer 150 and respectively on opposite sides of the compound semiconductor layer 160 , and a gate 190 is disposed at the opening 220 to form the semiconductor device 200 .
- the source/drain 180 and the gate 190 are simultaneously formed as described herein, but the present disclosure is not limited thereto.
- the opening 220 may be formed after the source/drain 180 is formed, and then the gate 190 is formed by using the same patterned mask layer as the opening 220 .
- the source/drain 180 and the gate 190 may be formed independently by the same or different processes and materials.
- the shape of the source/drain 180 and the gate 190 are not limited to the vertical sidewalls as illustrated in the figures, and may have inclined sidewalls or have another shape.
- the opening 220 and the bottom surface of the gate 190 have substantially the same area, but the present disclosure is not limited thereto.
- the depth at which the source/drain 180 extends into the layers may be adjusted, and thus the position of the second dopant holding layer 210 may also be adjusted.
- the second dopant holding layer 210 extends between the source/drain pair 180 and the barrier layer 150 .
- the second dopant holding layer 210 is further disposed between the source/drain pair 180 and the channel layer 140 .
- the second dopant holding layer 210 disposed in the semiconductor device 200 , covering the sidewall of the compound semiconductor layer 160 and extending between the source/drain 180 and the barrier layer 150 may form a stable alloy with the dopant in the compound semiconductor layer 160 , thereby improves the thermal stability of the dopant to avoid the dopant diffusing outward.
- the second dopant holding layer 210 can protect the underlying region during subsequent processes and suppress the leakage, thereby improving the yield and reliability of the semiconductor device 200 .
- FIG. 3 is a cross-sectional view illustrating a semiconductor device 300 in accordance with some embodiments.
- both the first dopant holding layer 170 and the second dopant holding layer 210 may be disposed to further improve the thermal stability of the dopant, and may further protect the region under the first dopant holding layer 170 and the second dopant holding layer 210 , and the leakage may be reduced.
- the positions, materials and processes of the first dopant holding layer 170 and the second dopant holding layer 210 are as described above, and will not be repeated again.
- FIG. 4 is a cross-sectional view illustrating a semiconductor device 400 in accordance with some embodiments.
- the semiconductor device 400 further includes a two-dimensional electron gas (2DEG) recovery layer 410 covering the sidewall of the compound semiconductor layer 160 and extending between the source/drain 180 and the barrier layer 150 to recover the channel of the two-dimensional electron gas around the source/drain 180 .
- 2DEG two-dimensional electron gas
- the two-dimensional electron gas recovery layer 410 may be formed by a deposition process, such as metal organic chemical vapor deposition (MOCVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), liquid phase epitaxy (LPE), the like, or a combination thereof.
- the two-dimensional electron gas recovery layer 410 may include a hexagonal crystal binary compound semiconductor, graphene, the like, or a combination thereof.
- the two-dimensional electron gas recovery layer 410 may include aluminum nitride (AlN), zinc oxide (ZnO), indium nitride (InN), the like, or a combination thereof.
- the depth to which the source/drain 180 extends into the layer may be adjusted, and thus the position of the two-dimensional electron gas recovery layer 410 may also be adjusted.
- the two-dimensional electron gas recovery layer 410 may have an opening 420 at which the gate 190 is disposed.
- the opening 420 of the two-dimensional electron gas recovery layer 410 may be formed by the method of forming the opening 220 of the second dopant holding layer 210 as described above, and will not be repeated again.
- the semiconductor device 400 is illustrated in FIG. 4 as having both the first dopant holding layer 170 and the two-dimensional electron gas recovery layer 410 , but the present disclosure is not limited thereto.
- the two-dimensional electron gas recovery layer 410 may be disposed individually.
- the thickness T 3 of the two-dimensional electron gas recovery layer 410 is between about 0.5 nm and about 5 nm, for example about 4 nm.
- the thickness T 1 of the first dopant holding layer 170 and the thickness T 3 of the two-dimensional electron gas recovery layer 410 are substantially the same, but the present disclosure is not limited thereto, and the thickness T 1 may be larger than, equal to, or smaller than the thickness T 3 .
- the positions of the first dopant holding layer 170 and the two-dimensional electron gas recovery layer 410 are not limited to the illustrated figures, for example, the first dopant holding layer 170 may be disposed at the bottom of the compound semiconductor layer 160 .
- providing the semiconductor device 400 including the two-dimensional electron gas recovery layer 410 may lower the junction resistance (R C ) and improve the on-resistance (R ON ), further to protect the underlying layers from affected by subsequent processes, thereby improve the performance and the yield of the semiconductor device 400 .
- the present disclosure provides one or more dopant holding layers on the top, the interior, the bottom, and/or the sidewalls of the compound semiconductor layer, the composition of which may form a stable alloy with the dopant to avoid the dopant in the compound semiconductor layer diffusing outward.
- the one or more of the dopant holding layers may also provide protection to the underlying region from subsequent processes, such as etching processes, to reduce defects and increase the yield.
- the position of the one or more layers of the dopant holding layer may be adjusted to further reduce the influence of the dopant on other components, and the one or more dopant holding layers disposed in specific positions may also suppress the leakage and improve the reliability of the semiconductor device, in accordance with some embodiments.
- the present disclosure provides a semiconductor device including a two-dimensional electron gas (2DEG) recovery layer which covers a sidewall of the compound semiconductor layer and extends between the source/drain pair and the barrier layer to recover the channel of the surrounding two-dimensional electron gas to reduce the junction resistance (R C ), thereby improving the on-resistance (R ON ) of the semiconductor device, while protecting the region under the two-dimensional electron gas recovery layer.
- 2DEG two-dimensional electron gas
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Junction Field-Effect Transistors (AREA)
Abstract
Description
- The embodiment of the present disclosure relates to semiconductor manufacturing, and in particular it relates to semiconductor devices and methods for forming same.
- A high electron mobility transistor (HEMT), also known as a heterostructure field-effect transistor (HFET) or a modulation-doped field-effect transistor (MODFET), is a kind of a field effect transistor (FET) formed of semiconductor materials having different energy gaps. A two-dimensional electron gas (2DEG) layer is formed at the interface between two different semiconductor materials that are adjacent to each other. Due to the high electron mobility of the two-dimensional electron gas, the HEMT can have high breakdown voltage, high electron mobility, low on-resistance and low input capacitance, and is therefore suitable for high-power components.
- In order to improve performance, the HEMT is usually doped. However, the doping process may be accompanied by defects and may even damage the HEMT. Therefore, it is necessary to continuously develop an improved HEMT to improve the performance, improve the yield and have a wider range of applications.
- In accordance with some embodiments of the present disclosure, a semiconductor device is provided. The semiconductor device includes a channel layer disposed over a substrate; a barrier layer disposed over the channel layer; a compound semiconductor layer and a dopant holding layer disposed over the barrier layer; a source/drain pair disposed over the substrate and on both sides of the compound semiconductor layer; and a gate disposed on the compound semiconductor layer.
- In some embodiments, a dopant content of the dopant holding layer is higher than a dopant content outside of the dopant holding layer.
- In some embodiments, the dopant holding layer includes aluminum nitride, aluminum gallium nitride, indium gallium nitride, or a combination thereof.
- In some embodiments, a thickness of the dopant holding layer is between 0.5 nm and 5 nm.
- In some embodiments, the dopant holding layer includes a first dopant holding layer disposed on a top, an interior, or a bottom of the compound semiconductor layer; and/or a second dopant holding layer covering a sidewall of the compound semiconductor layer and extending between the source/drain pair and the barrier layer.
- In some embodiments, the semiconductor device further includes the source/drain pair passing through the barrier layer and extending into the channel layer, and the second dopant holding layer extending between the source/drain pair and the channel layer.
- In some embodiments, the second dopant holding layer has an opening disposed on the compound semiconductor layer, and the gate is disposed at the opening.
- In some embodiments, the semiconductor device further includes a two-dimensional electron gas (2DEG) recovery layer covering a sidewall of the compound semiconductor layer and extending between the source/drain pair and the barrier layer.
- In some embodiments, the semiconductor device further includes the source/drain pair passing through the barrier layer and extending into the channel layer, and the two-dimensional electron gas recovery layer extending between the source/drain pair and the channel layer.
- In some embodiments, the two-dimensional electron gas recovery layer includes a hexagonal crystal binary compound semiconductor, graphene, or a combination thereof.
- In accordance with another embodiment of the present disclosure, a method for forming semiconductor devices is provided. The method includes forming a channel layer over a substrate; forming a barrier layer over the channel layer; forming a compound semiconductor layer and a dopant holding layer over the barrier layer; forming a source/drain pair over the substrate and on both sides of the compound semiconductor layer; and forming a gate over the compound semiconductor layer.
- In some embodiments, forming the dopant holding layer includes using metal organic chemical vapor deposition (MOCVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), liquid phase epitaxy (LPE), or a combination thereof.
- In some embodiments, the dopant holding layer includes aluminum nitride, aluminum gallium nitride, indium gallium nitride, or a combination thereof.
- In some embodiments, a thickness of the dopant holding layer is between 0.5 nm and 5 nm.
- In some embodiments, forming the dopant holding layer includes forming a first dopant holding layer at a top, an interior, or a bottom of the compound semiconductor layer during the formation of the compound semiconductor layer; and/or forming a second dopant holding layer on a sidewall of the compound semiconductor layer, wherein the second dopant holding layer extends between the source/drain pair and the channel layer.
- In some embodiments, the source/drain pair extends further into the channel layer, and the second dopant holding layer extends between the source/drain pair and the channel layer.
- In some embodiments, the second dopant holding layer has an opening formed over the compound semiconductor layer, and the gate is disposed at the opening.
- In some embodiments, the method further includes forming a two-dimensional electron gas (2DEG) recovery layer on a sidewall of the compound semiconductor layer, wherein the two-dimensional electron gas recovery layer extends between the source/drain pair and the channel layer.
- In some embodiments, the source/drain pair further pass through the barrier layer and extend into the channel layer, and the two-dimensional electron gas recovery layer extends between the source/drain pair and the channel layer.
- In some embodiments, the two-dimensional electron gas recovery layer includes a hexagonal crystal binary compound semiconductor, graphene, or a combination thereof.
- The disclosure can be more fully understood from the following detailed description when read with the accompanying figures. It is worth noting that, in accordance with standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
-
FIGS. 1A-1C are cross-sectional views illustrating a semiconductor device at various stages of manufacture in accordance with some embodiments of the present disclosure. -
FIGS. 2-4 are cross-sectional views illustrating semiconductor devices in accordance with another embodiment of the present disclosure. - The following outlines several embodiments so that those skilled in the art may better understand the present disclosure. However, these embodiments are examples only and are not intended to limit the present disclosure. It is understandable that those skilled in the art may adjust the embodiments described below according to requirements, for example, changing the order of processes and/or including more or fewer steps than described herein.
- Furthermore, other elements may be added on the basis of the embodiments described below. For example, the description of “forming a second element on a first element” may include embodiments in which the first element is in direct contact with the second element, and may also include embodiments in which additional elements are disposed between the first element and the second element such that the first element and the second element are not in direct contact, and spatially relative descriptors of the first element and the second element may change as the device is operated or used in different orientations.
- A semiconductor device and a method for forming the same are described in accordance with some embodiments of the present disclosure, and are particularly applicable to a high electron mobility transistor (HEMT). The present disclosure provides a semiconductor device including a dopant holding layer to prevent dopants in a compound semiconductor layer diffuse into surrounding components, and avoid subsequent processes, such as an etching process, affecting regions under the dopant holding layer, thereby improving the yield of semiconductor devices.
-
FIGS. 1A-1C are cross-sectional views illustrating a semiconductor device at various stages of manufacture in accordance with some embodiments of the present disclosure. As shown inFIG. 1A , asemiconductor device 100 includes asubstrate 110. Any substrate material suitable for a semiconductor device may be used. Thesubstrate 110 may be a bulk semiconductor substrate or a composite substrate formed of different materials, and thesubstrate 110 may be doped (e.g., using p-type or n-type dopants) or undoped. In some embodiments, thesubstrate 110 may include a semiconductor substrate, a glass substrate, or a ceramic substrate, for example, a silicon substrate, a silicon germanium substrate, a silicon carbide (SiC) substrate, an aluminum nitride (AlN) substrate, a sapphire substrate, a combination thereof, or the like. In some embodiments, thesubstrate 110 may include a semiconductor-on-insulator (SOI) substrate formed by providing a semiconductor material over an insulating layer. - In some embodiments, a
nucleation layer 120 is formed over thesubstrate 110 to relieve the lattice mismatch between thesubstrate 110 and layers grown thereon and improve the crystalline quality. Thenucleation layer 120 may be formed by a deposition process, such as metal organic chemical vapor deposition (MOCVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), liquid phase epitaxy (LPE), the like, or a combination thereof. In some embodiments, the thickness of thenucleation layer 120 may range from about 1 nanometer (nm) to about 500 nm, such as about 200 nm. - In some embodiments, a
buffer layer 130 is formed over thenucleation layer 120 to relieve the lattice mismatch between different layers and improve the crystalline quality. Thenucleation layer 120 is optional. In other embodiments, thebuffer layer 130 may be formed directly on the substrate without providing thenucleation layer 120, to reduce the number of steps in the process and to improve performance. In some embodiments, thebuffer layer 130 may include a group III-V compound semiconductor material, such as a group III nitride. For example, thebuffer layer 130 may include gallium nitride (GaN), aluminum nitride (AlN), aluminum gallium nitride (AlGaN), aluminum indium nitride (AlInN), the like, or a combination thereof. In some embodiments, thebuffer layer 130 may be formed by a deposition process, such as metal organic chemical vapor deposition (MOCVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), liquid phase epitaxy (LPE), the like, or a combination thereof. - Then, a
channel layer 140 is formed over thebuffer layer 130. In some embodiments, thechannel layer 140 may include one or more group III-V compound semiconductor materials, such as a group III nitride. In some embodiments, thechannel layer 140 is, for example, GaN, AlGaN, InGaN, InAlGaN, the like, or a combination thereof. In addition, thechannel layer 140 may be doped or undoped. According to some embodiments, thechannel layer 140 may be formed by a deposition process, such as metal organic chemical vapor deposition (MOCVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), liquid phase epitaxy (LPE), the like, or a combination thereof. In some embodiments, the thickness of thechannel layer 140 may range from about 0.05 micrometers (μm) to about 1 μm, such as about 0.2 μm. - Then, a
barrier layer 150 is formed over thechannel layer 140 to create a two-dimensional electron gas (2DEG) at an interface between thechannel layer 140 and thebarrier layer 150. Thebarrier layer 150 may be formed by a deposition process, such as metal organic chemical vapor deposition (MOCVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), liquid phase epitaxy (LPE), the like, or a combination thereof. In some embodiments, thebarrier layer 150 may include a group III-V compound semiconductor material, such as a group III nitride. For example, thebarrier layer 150 may include AlN, AlGaN, AlInN, AlGaInN, the like, or a combination thereof. Thebarrier layer 150 may include a single layer or a multilayer structure, and thebarrier layer 150 may be doped or undoped. In some embodiments, the thickness of thebarrier layer 150 may range from about 1 nm to about 30 nm, such as about 20 nm. - Next, as shown in
FIG. 1B , acompound semiconductor layer 160 is disposed over thebarrier layer 150 to vacate the two-dimensional electron gas under a gate to achieve a normally-off state of the semiconductor device in accordance with some embodiments. In some embodiments, thecompound semiconductor layer 160 includes u-type, n-type or p-type doped GaN. In some embodiments, the thickness of thecompound semiconductor layer 160 may range from about 30 nm to about 150 nm, such as about 80 nm. - In some embodiments, the
compound semiconductor layer 160 may be formed by a deposition process and a patterning process. For example, the deposition process includes metal organic chemical vapor deposition (MOCVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), liquid phase epitaxy (LPE), the like, or a combination thereof. In some embodiments, the patterning process includes forming a patterned mask layer (not illustrated) on the deposited material layer, then etching a portion of the deposited material layer that is not covered by the patterned mask layer, and forming thecompound semiconductor layer 160. The position of thecompound semiconductor layer 160 is adjusted according to the position of the gate to be set. - In some embodiments, the patterned mask layer may be a photoresist, such as a positive photoresist or a negative photoresist. In other embodiments, the patterned mask layer may be a hard mask, such as silicon oxide, silicon nitride, silicon oxynitride, silicon carbide, silicon carbon nitride, the like, or a combination thereof. In some embodiments, the patterned mask layer may be formed by spin-on coating, physical vapor deposition (PVD), chemical vapor deposition (CVD), the like, or a combination thereof.
- In some embodiments, the deposited material layer may be etched by using a dry etch process, a wet etch process, or a combination thereof. For example, the deposited material layer may be etched by reactive ion etching (RIE), inductively-coupled plasma (ICP) etching, neutral beam etching (NBE), electron cyclotron resonance (ERC) etching, the like, or a combination thereof.
- Furthermore, the
compound semiconductor layer 160 as illustrated in the figures has substantially vertical sidewalls and a flat upper surface, but the present disclosure is not limited thereto, and thecompound semiconductor layer 160 may have another shape, such as an inclined sidewall and/or an uneven surface. - In some embodiments, forming the
compound semiconductor layer 160 further includes being doped with a dopant. For example, for thecompound semiconductor layer 160 is a p-type doped GaN, the dopant may include magnesium (Mg). However, during the manufacture of thesemiconductor device 100, heat treatment is usually performed several times, so that the dopant thermal diffuses out of thecompound semiconductor layer 160 and into other components and therefore affects the performance of thesemiconductor device 100, for example, lowering the threshold voltage (Vth). - As shown in
FIG. 1B , a firstdopant holding layer 170 is disposed in thecompound semiconductor layer 160 to form a stable alloy with the dopant to avoiding the dopant diffusing outward to other components in accordance with some embodiments. In some embodiments, the firstdopant holding layer 170 may be formed by a deposition process, such as metal organic chemical vapor deposition (MOCVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), liquid phase epitaxy (LPE), the like, or a combination thereof. The firstdopant holding layer 170 may be formed during the formation of thecompound semiconductor layer 160. In some embodiments, the firstdopant holding layer 170 has a thickness T1 ranging from about 0.5 nm to about 5 nm, such as about 4 nm. - In some embodiments, the first
dopant holding layer 170 may include aluminum nitride (AlN), aluminum gallium nitride (AlGaN), indium gallium nitride (InGaN), the like, or a combination thereof. Since the material selected for the firstdopant holding layer 170 may form an alloy, such as a magnesium aluminum alloy, with the dopant, the dopant may be fixed at the location of the firstdopant holding layer 170. Therefore, the dopant content of the firstdopant holding layer 170 is higher than the dopant content outside of the firstdopant holding layer 170. - In the illustrated embodiment, the first
dopant holding layer 170 is in thecompound semiconductor layer 160, but the present disclosure is not limited thereto, and the position of the firstdopant holding layer 170 may be adjusted. For example, the firstdopant holding layer 170 may be disposed on the top or bottom of thecompound semiconductor layer 160. In some embodiments, the firstdopant holding layer 170 is disposed in thecompound semiconductor layer 160, as compared to the firstdopant holding layer 170 disposed on the top or the bottom of thecompound semiconductor layer 160, to maintain the dopant farther away from other components and to reduce the likelihood that the dopant will affect other components since the firstdopant holding layer 170 is separated from other components (e.g., barrier layer 150). - Next, as shown in
FIG. 1C , a source/drain pair 180 and agate 190 are provided to form thesemiconductor device 100 in accordance with some embodiments. The source/drain pair 180 are respectively located on opposite sides of thecompound semiconductor layer 160 over thesubstrate 110. In some embodiments, the source/drain pair 180 and thegate 190 may be formed by performing a patterning process to etch thebarrier layer 150 and thechannel layer 140 on the opposite sides of thecompound semiconductor layer 160 to form a pair of recesses which pass through thebarrier layer 150 and extend into thechannel layer 140. Then a conductive material is deposited over the pair of recesses and thecompound semiconductor layer 160, and the patterned process is performed on the deposited conductive material to form the source/drain pair 180 and thegate 190 at a predetermined location. - In some embodiments, the deposition process of the conductive material may include physical vapor deposition (PVD), chemical vapor deposition (CVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), liquid phase epitaxy (LPE), the like, or a combination thereof. In some embodiments, the conductive material may include a metal, a metal silicide, a semiconductor material, the like, or a combination thereof. For example, the metal may be gold (Au), nickel (Ni), platinum (Pt), palladium (Pd), iridium (Ir), titanium (Ti), chromium (Cr), tungsten (W), aluminum (Al), copper (Cu), titanium nitride (TiN), the like, an alloy thereof, a multilayer thereof, or a combination thereof, and the semiconductor material may include polycrystalline silicon (poly-Si) or polycrystalline germanium (poly-Ge).
- In the embodiment as illustrated in
FIG. 1C , the source/drain pair 180 are on thebarrier layer 150 and extend into thebarrier layer 150 and thechannel layer 140, but the present disclosure is not limited thereto, and the depth to which the source/drain pair 180 extends may be adjusted based on the desired characteristics of the final product. For example, the source/drain pair 180 may extend only into a portion of thebarrier layer 150 or may not extend into thebarrier layer 150 to prevent the source/drain pair 180 from passing through the two-dimensional electron gas, and thereby maintaining the two-dimensional electron gas at the interface between thechannel layer 140 and thebarrier layer 150. - The source/
drain 180 and thegate 190 are formed in the same step as described herein, but the present disclosure is not limited thereto. For example, thegate 190 may be formed after the formation of the source/drain 180. In addition, the source/drain 180 and thegate 190 may be formed independently by the same or different processes and materials. Furthermore, the shape of the source/drain 180 and thegate 190 are not limited to the vertical sidewalls as illustrated in the figures, and may have inclined sidewalls or another shape. - According to some embodiments of the present disclosure, the first
dopant holding layer 170 disposed in thesemiconductor device 100 may form a stable alloy with the dopant in thecompound semiconductor layer 160 to improve the thermal stability of the dopant in order to avoid the dopant diffusing outward to the surrounding components and may also protect the underlying region during subsequent processes, thereby improve the yield of thesemiconductor device 100. In addition, the firstdopant holding layer 170 disposed in thecompound semiconductor layer 160 may have a spacing between the alloy formed by the dopant and the firstdopant holding layer 170 and other components, thereby reducing possible harmful effects caused by the dopant. -
FIG. 2 is a cross-sectional view illustrating asemiconductor device 200 in accordance with other embodiments. In some embodiments, a seconddopant holding layer 210 may be disposed to cover the sidewall of thecompound semiconductor layer 160 and extend between the source/drain pair 180 and thebarrier layer 150 to avoid the dopant diffusing outward and protect the underlying components. - In some embodiments, the second
dopant holding layer 210 may be formed by the processes and materials of the firstdopant holding layer 170 as previously described. Since the material selected for the seconddopant holding layer 210 may form a thermally stable alloy with the dopant, the dopant may be fixed at the location of the seconddopant holding layer 210. Therefore, the dopant content of the seconddopant holding layer 210 is higher than the dopant content outside of the seconddopant holding layer 210. In some embodiments, the seconddopant holding layer 210 has a thickness T2 ranging from about 0.5 nm to about 5 nm, such as about 4 nm. - After the second
dopant holding layer 210 is formed, anopening 220 is formed on the seconddopant holding layer 210, and theopening 220 is over thecompound semiconductor layer 160. The position of theopening 220 is adjusted according to the position of thegate 190 to be set. In some embodiments, theopening 220 may be formed by etching a portion of the seconddopant holding layer 210 which is exposed by the patterned mask layer with a patterned mask layer (not illustrated) to remove the portion of the seconddopant holding layer 210. The materials and methods for forming the patterned mask layer are as described above, and will not be repeated again. - In some embodiments, the second
dopant holding layer 210 may be etched by using a dry etch process, a wet etch process, or a combination thereof. For example, the seconddopant holding layer 210 may be etched by reactive ion etching (RIE), inductively coupled plasma (ICP) etching, neutron beam etching (NBE), electron cyclotron resonance (ERC) etching, the like, or a combination thereof. - Then, a conductive material is deposited in the
opening 220 and in a pair of recesses to provide a source/drain pair 180 over thebarrier layer 150 and respectively on opposite sides of thecompound semiconductor layer 160, and agate 190 is disposed at theopening 220 to form thesemiconductor device 200. The source/drain 180 and thegate 190 are simultaneously formed as described herein, but the present disclosure is not limited thereto. For example, theopening 220 may be formed after the source/drain 180 is formed, and then thegate 190 is formed by using the same patterned mask layer as theopening 220. In addition, the source/drain 180 and thegate 190 may be formed independently by the same or different processes and materials. Moreover, the shape of the source/drain 180 and thegate 190 are not limited to the vertical sidewalls as illustrated in the figures, and may have inclined sidewalls or have another shape. In the embodiment illustrated inFIG. 2 , theopening 220 and the bottom surface of thegate 190 have substantially the same area, but the present disclosure is not limited thereto. - As described above, the depth at which the source/
drain 180 extends into the layers may be adjusted, and thus the position of the seconddopant holding layer 210 may also be adjusted. For example, in some embodiments, in the case where the source/drain pair 180 extends only into a portion of thebarrier layer 150 or do not extend into thebarrier layer 150, the seconddopant holding layer 210 extends between the source/drain pair 180 and thebarrier layer 150. On the other hand, in the case where the source/drain pair 180 further extend into thechannel layer 140, the seconddopant holding layer 210 is further disposed between the source/drain pair 180 and thechannel layer 140. - According to some embodiments of the present disclosure, the second
dopant holding layer 210, disposed in thesemiconductor device 200, covering the sidewall of thecompound semiconductor layer 160 and extending between the source/drain 180 and thebarrier layer 150 may form a stable alloy with the dopant in thecompound semiconductor layer 160, thereby improves the thermal stability of the dopant to avoid the dopant diffusing outward. In addition, the seconddopant holding layer 210 can protect the underlying region during subsequent processes and suppress the leakage, thereby improving the yield and reliability of thesemiconductor device 200. -
FIG. 3 is a cross-sectional view illustrating asemiconductor device 300 in accordance with some embodiments. In some embodiments, as shown inFIG. 3 , both the firstdopant holding layer 170 and the seconddopant holding layer 210 may be disposed to further improve the thermal stability of the dopant, and may further protect the region under the firstdopant holding layer 170 and the seconddopant holding layer 210, and the leakage may be reduced. The positions, materials and processes of the firstdopant holding layer 170 and the seconddopant holding layer 210 are as described above, and will not be repeated again. -
FIG. 4 is a cross-sectional view illustrating asemiconductor device 400 in accordance with some embodiments. In some embodiments, as shown inFIG. 4 , thesemiconductor device 400 further includes a two-dimensional electron gas (2DEG)recovery layer 410 covering the sidewall of thecompound semiconductor layer 160 and extending between the source/drain 180 and thebarrier layer 150 to recover the channel of the two-dimensional electron gas around the source/drain 180. - In some embodiments, the two-dimensional electron
gas recovery layer 410 may be formed by a deposition process, such as metal organic chemical vapor deposition (MOCVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), liquid phase epitaxy (LPE), the like, or a combination thereof. The two-dimensional electrongas recovery layer 410 may include a hexagonal crystal binary compound semiconductor, graphene, the like, or a combination thereof. In some embodiments, the two-dimensional electrongas recovery layer 410 may include aluminum nitride (AlN), zinc oxide (ZnO), indium nitride (InN), the like, or a combination thereof. - As described above, the depth to which the source/
drain 180 extends into the layer may be adjusted, and thus the position of the two-dimensional electrongas recovery layer 410 may also be adjusted. Furthermore, the two-dimensional electrongas recovery layer 410 may have anopening 420 at which thegate 190 is disposed. Theopening 420 of the two-dimensional electrongas recovery layer 410 may be formed by the method of forming theopening 220 of the seconddopant holding layer 210 as described above, and will not be repeated again. - Furthermore, the
semiconductor device 400 is illustrated inFIG. 4 as having both the firstdopant holding layer 170 and the two-dimensional electrongas recovery layer 410, but the present disclosure is not limited thereto. For example, the two-dimensional electrongas recovery layer 410 may be disposed individually. - In some embodiments, the thickness T3 of the two-dimensional electron
gas recovery layer 410 is between about 0.5 nm and about 5 nm, for example about 4 nm. For convenience of illustration, the thickness T1 of the firstdopant holding layer 170 and the thickness T3 of the two-dimensional electrongas recovery layer 410 are substantially the same, but the present disclosure is not limited thereto, and the thickness T1 may be larger than, equal to, or smaller than the thickness T3. In addition, the positions of the firstdopant holding layer 170 and the two-dimensional electrongas recovery layer 410 are not limited to the illustrated figures, for example, the firstdopant holding layer 170 may be disposed at the bottom of thecompound semiconductor layer 160. - According to some embodiments of the present disclosure, providing the
semiconductor device 400 including the two-dimensional electrongas recovery layer 410 may lower the junction resistance (RC) and improve the on-resistance (RON), further to protect the underlying layers from affected by subsequent processes, thereby improve the performance and the yield of thesemiconductor device 400. - According to some embodiments, the present disclosure provides one or more dopant holding layers on the top, the interior, the bottom, and/or the sidewalls of the compound semiconductor layer, the composition of which may form a stable alloy with the dopant to avoid the dopant in the compound semiconductor layer diffusing outward. In addition, the one or more of the dopant holding layers may also provide protection to the underlying region from subsequent processes, such as etching processes, to reduce defects and increase the yield. In addition, the position of the one or more layers of the dopant holding layer may be adjusted to further reduce the influence of the dopant on other components, and the one or more dopant holding layers disposed in specific positions may also suppress the leakage and improve the reliability of the semiconductor device, in accordance with some embodiments.
- Furthermore, in accordance with another embodiment, the present disclosure provides a semiconductor device including a two-dimensional electron gas (2DEG) recovery layer which covers a sidewall of the compound semiconductor layer and extends between the source/drain pair and the barrier layer to recover the channel of the surrounding two-dimensional electron gas to reduce the junction resistance (RC), thereby improving the on-resistance (RON) of the semiconductor device, while protecting the region under the two-dimensional electron gas recovery layer.
- While the present disclosure has been described above by various embodiments, these embodiments are not intended to limit the disclosure. Those skilled in the art should appreciate that they may make various changes, substitutions and alterations based on the embodiments of the present disclosure to realize the same purposes and/or advantages as the various embodiments described herein. Those skilled in the art should also appreciate that such design or modification practiced without does not depart from the spirit and scope of the disclosure. Therefore, the scope of protection of the present disclosure is defined as the subject matter set forth in the appended claims.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/213,060 US10700189B1 (en) | 2018-12-07 | 2018-12-07 | Semiconductor devices and methods for forming the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/213,060 US10700189B1 (en) | 2018-12-07 | 2018-12-07 | Semiconductor devices and methods for forming the same |
Publications (2)
Publication Number | Publication Date |
---|---|
US20200185514A1 true US20200185514A1 (en) | 2020-06-11 |
US10700189B1 US10700189B1 (en) | 2020-06-30 |
Family
ID=70970243
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/213,060 Active US10700189B1 (en) | 2018-12-07 | 2018-12-07 | Semiconductor devices and methods for forming the same |
Country Status (1)
Country | Link |
---|---|
US (1) | US10700189B1 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3982419A1 (en) * | 2020-10-09 | 2022-04-13 | Commissariat à l'Energie Atomique et aux Energies Alternatives | Gallium nitride transistor |
US20220130988A1 (en) * | 2020-10-27 | 2022-04-28 | Texas Instruments Incorporated | Electronic device with enhancement mode gallium nitride transistor, and method of making same |
US11367706B2 (en) * | 2020-04-16 | 2022-06-21 | Innoscience (Zhuhai) Technology Co., Ltd. | Semiconductor apparatus and fabrication method thereof |
EP4020592A1 (en) * | 2020-12-22 | 2022-06-29 | Infineon Technologies Austria AG | Group iii nitride-based transistor device |
US20230113989A1 (en) * | 2020-12-01 | 2023-04-13 | United Microelectronics Corp. | Semiconductor device |
CN117690793A (en) * | 2024-02-02 | 2024-03-12 | 深圳天狼芯半导体有限公司 | Structure, chip and electronic equipment of withstand voltage gallium nitride power device |
US11967642B2 (en) * | 2021-09-03 | 2024-04-23 | Vanguard International Semiconductor Corporation | Semiconductor structure, high electron mobility transistor and fabrication method thereof |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020119610A1 (en) * | 2001-02-27 | 2002-08-29 | Katsunori Nishii | Semiconductor device and method for fabricating the same |
US20120313145A1 (en) * | 2011-06-08 | 2012-12-13 | Sumitomo Electric Industries, Ltd. | Semiconductor device with spacer layer between carrier traveling layer and carrier supplying layer |
US8772786B2 (en) * | 2012-07-13 | 2014-07-08 | Raytheon Company | Gallium nitride devices having low ohmic contact resistance |
US20140203288A1 (en) * | 2013-01-18 | 2014-07-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | Compound semiconductor device having gallium nitride gate structures |
US20160043219A1 (en) * | 2014-08-05 | 2016-02-11 | Semiconductor Components Industries, Llc | Semiconductor component and method of manufacture |
US20160141404A1 (en) * | 2014-11-13 | 2016-05-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | STRUCTURE FOR A GALLIUM NITRIDE (GaN) HIGH ELECTRON MOBILITY TRANSISTOR |
US20180083133A1 (en) * | 2016-09-20 | 2018-03-22 | The Board Of Trustees Of The University Of Illinois | Normally-off, cubic phase gallium nitride (gan) field-effect transistor |
US20180166565A1 (en) * | 2016-12-14 | 2018-06-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | High electron mobility transistor (hemt) device structure |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
ITUB20155503A1 (en) | 2015-11-12 | 2017-05-12 | St Microelectronics Srl | METHOD OF MANUFACTURE OF A HEMT TRANSISTOR AND HEMT TRANSISTOR WITH IMPROVED ELECTRONIC MOBILITY |
JP2018060847A (en) | 2016-10-03 | 2018-04-12 | 株式会社東芝 | Semiconductor device |
-
2018
- 2018-12-07 US US16/213,060 patent/US10700189B1/en active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020119610A1 (en) * | 2001-02-27 | 2002-08-29 | Katsunori Nishii | Semiconductor device and method for fabricating the same |
US20120313145A1 (en) * | 2011-06-08 | 2012-12-13 | Sumitomo Electric Industries, Ltd. | Semiconductor device with spacer layer between carrier traveling layer and carrier supplying layer |
US8772786B2 (en) * | 2012-07-13 | 2014-07-08 | Raytheon Company | Gallium nitride devices having low ohmic contact resistance |
US20140203288A1 (en) * | 2013-01-18 | 2014-07-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | Compound semiconductor device having gallium nitride gate structures |
US20160043219A1 (en) * | 2014-08-05 | 2016-02-11 | Semiconductor Components Industries, Llc | Semiconductor component and method of manufacture |
US20160141404A1 (en) * | 2014-11-13 | 2016-05-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | STRUCTURE FOR A GALLIUM NITRIDE (GaN) HIGH ELECTRON MOBILITY TRANSISTOR |
US20180083133A1 (en) * | 2016-09-20 | 2018-03-22 | The Board Of Trustees Of The University Of Illinois | Normally-off, cubic phase gallium nitride (gan) field-effect transistor |
US20180166565A1 (en) * | 2016-12-14 | 2018-06-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | High electron mobility transistor (hemt) device structure |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11367706B2 (en) * | 2020-04-16 | 2022-06-21 | Innoscience (Zhuhai) Technology Co., Ltd. | Semiconductor apparatus and fabrication method thereof |
EP3982419A1 (en) * | 2020-10-09 | 2022-04-13 | Commissariat à l'Energie Atomique et aux Energies Alternatives | Gallium nitride transistor |
US20220130988A1 (en) * | 2020-10-27 | 2022-04-28 | Texas Instruments Incorporated | Electronic device with enhancement mode gallium nitride transistor, and method of making same |
US20230113989A1 (en) * | 2020-12-01 | 2023-04-13 | United Microelectronics Corp. | Semiconductor device |
US11961889B2 (en) | 2020-12-01 | 2024-04-16 | United Microelectronics Corp. | Semiconductor device and method of fabricating the same |
EP4020592A1 (en) * | 2020-12-22 | 2022-06-29 | Infineon Technologies Austria AG | Group iii nitride-based transistor device |
US11967642B2 (en) * | 2021-09-03 | 2024-04-23 | Vanguard International Semiconductor Corporation | Semiconductor structure, high electron mobility transistor and fabrication method thereof |
CN117690793A (en) * | 2024-02-02 | 2024-03-12 | 深圳天狼芯半导体有限公司 | Structure, chip and electronic equipment of withstand voltage gallium nitride power device |
Also Published As
Publication number | Publication date |
---|---|
US10700189B1 (en) | 2020-06-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11522066B2 (en) | Sidewall passivation for HEMT devices | |
US10700189B1 (en) | Semiconductor devices and methods for forming the same | |
US11545567B2 (en) | Methods for forming fluorine doped high electron mobility transistor (HEMT) devices | |
KR20110075053A (en) | Nitride-based transistors with a protective layer and a low-damage recess and methods of fabrication thereof | |
US11563097B2 (en) | High electron mobility transistor and fabrication method thereof | |
US10707322B2 (en) | Semiconductor devices and methods for fabricating the same | |
US11335797B2 (en) | Semiconductor devices and methods for fabricating the same | |
US20190207021A1 (en) | Enhancement mode hemt device and mehtod of forming the same | |
TWI676293B (en) | Semiconductor devices and methods for forming same | |
US20220376074A1 (en) | Nitride-based semiconductor device and method for manufacturing the same | |
US20240038852A1 (en) | Semiconductor device and method for manufacturing the same | |
CN110875383B (en) | Semiconductor device and method for manufacturing the same | |
KR20130097116A (en) | Enhancement mode gan hemt device with a gate spacer and method for fabricating the same | |
WO2023141749A1 (en) | GaN-BASED SEMICONDUCTOR DEVICE WITH REDUCED LEAKAGE CURRENT AND METHOD FOR MANUFACTURING THE SAME | |
TWI740058B (en) | Semiconductor devices and methods for forming same | |
TWI701836B (en) | Enhancement mode hemt device and method of manufacturing the same | |
US11127846B2 (en) | High electron mobility transistor devices and methods for forming the same | |
CN111092118B (en) | Semiconductor device and method for manufacturing the same | |
US20240047554A1 (en) | Semiconductor device and manufacturing method thereof | |
CN111668302B (en) | Semiconductor device and method for manufacturing the same | |
CN116417512A (en) | Semiconductor structure and manufacturing method thereof | |
CN110581163A (en) | Semiconductor device and method for manufacturing the same | |
CN115440811A (en) | Semiconductor device and method for manufacturing the same | |
CN111276538A (en) | Semiconductor device and method for manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: VANGUARD INTERNATIONAL SEMICONDUCTOR CORPORATION, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHEN, CHIH-YEN;REEL/FRAME:047723/0904 Effective date: 20181114 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |