US20200013711A1 - Hybrid package - Google Patents
Hybrid package Download PDFInfo
- Publication number
- US20200013711A1 US20200013711A1 US16/030,108 US201816030108A US2020013711A1 US 20200013711 A1 US20200013711 A1 US 20200013711A1 US 201816030108 A US201816030108 A US 201816030108A US 2020013711 A1 US2020013711 A1 US 2020013711A1
- Authority
- US
- United States
- Prior art keywords
- package
- wlcsp
- layer
- tim
- metal pins
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000002184 metal Substances 0.000 claims abstract description 17
- 239000000463 material Substances 0.000 claims abstract description 12
- 238000005452 bending Methods 0.000 claims abstract description 3
- 229910000679 solder Inorganic materials 0.000 claims description 20
- 230000003340 mental effect Effects 0.000 claims description 2
- 238000005476 soldering Methods 0.000 claims 1
- 238000000034 method Methods 0.000 abstract description 11
- 238000004519 manufacturing process Methods 0.000 abstract description 6
- MTCPZNVSDFCBBE-UHFFFAOYSA-N 1,3,5-trichloro-2-(2,6-dichlorophenyl)benzene Chemical compound ClC1=CC(Cl)=CC(Cl)=C1C1=C(Cl)C=CC=C1Cl MTCPZNVSDFCBBE-UHFFFAOYSA-N 0.000 description 12
- 230000008569 process Effects 0.000 description 5
- 235000012431 wafers Nutrition 0.000 description 5
- 150000001875 compounds Chemical class 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 238000004806 packaging method and process Methods 0.000 description 2
- 239000004593 Epoxy Substances 0.000 description 1
- 241000272168 Laridae Species 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 239000002390 adhesive tape Substances 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 230000005465 channeling Effects 0.000 description 1
- 230000036461 convulsion Effects 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 239000011253 protective coating Substances 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/11—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/117—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49861—Lead-frames fixed on or encapsulated in insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
- H01L21/4839—Assembly of a flat lead with an insulating support, e.g. for TAB
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
- H01L21/4842—Mechanical treatment, e.g. punching, cutting, deforming, cold welding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
- H01L23/49551—Cross section geometry characterised by bent parts
- H01L23/49555—Cross section geometry characterised by bent parts the bent parts being the outer leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/66—High-frequency adaptations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
- H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
- H01L2924/18165—Exposing the passive side of the semiconductor or solid-state body of a wire bonded chip
Definitions
- An electronic circuit fabricated on a silicon wafer is typically packaged inside a insulator material to protect the circuit and also to provide connecting leads to enable the circuit be attached to a printed circuit board (PCB).
- PCB printed circuit board
- Quad Flat Package is a surface mount integrated circuit package with “gull wing” leads extending from each of the four sides.
- FIG. 1 shows a flat package 108 .
- the leads may extend from either two sides or all four sides depending on the lead count necessary for the circuit inside the package.
- Wafer Level Chip Scale Package is another example of packaging in which instead of using protruding leads, solder balls are directly attached to the bottom of the circuit and then a protective coating is typically applied to the other exposed parts of the wafer. The solder balls can then be soldered to the PCB.
- FIG. 2 shows a WLCSP package 102 affixed to the PCB 104 .
- the WLCSP package 102 affixed so to the PCB 104 may not have sufficient mechanical stability to stay in place if there are forces that may push the WLCSP package 102 to any lateral direction.
- an underfill compound 106 is typically used in the gap between the WLCSP package and the PCB to hold the two together securely.
- the underfill compound typically, is a liquid that is annealed after it is poured between the gap. The process of filling the underfill compound can only be performed when the system is being assembled on the PCB, which makes the assembling process complex. In some cases, the annealing process may cause failure in other components on the PCB.
- a method of manufacturing a hybrid package including a flat package and a Wafer Level Chip Scale Package includes fabricating a strip including a plurality of flat packages attached to each other via metal pins, turning the strip upside down, applying a layer of a thermal interface material (TIM) on each of the flat packages while the each of the flat packages is turned upside down, mounting the WLCSP on the layer of the TIM such that a top side of the WLCSP is interfaced with the layer of the TIM, curing the layer of the TIM and singulating each of the flat packages by cutting the metal pins and bending the metal pins.
- the strip can be a lead frame.
- the length of each of the metal pins is greater than height of the WLCSP and a protruding extreme tip of each of the mental pins is at a same plane as a bottom extreme tip of each of solder balls or solder pads.
- the layer of the TIM uses a material that provides a transfer of heat from the WLCSP to the flat package.
- the flat package may be of the type quad flat package (QFP).
- a device in yet another embodiment, includes an integrated circuit packaged as a Wafer Level Chip Scale Package (WLCSP).
- WLCSP Wafer Level Chip Scale Package
- the WLCSP includes a plurality of solder balls on a bottom side.
- the device also includes an integrated circuit packaged as a Quad Flat Package (QFP).
- QFP Quad Flat Package
- the QFP includes a plurality of metal pins protruding from each of four sides.
- the QFP is mounted on the top side of the WLCSP and the QFP is affixed to the WLCSP using a layer of a thermal interface material and the protruding extreme tip of each of the plurality of metal pins is a same plane as bottom extreme tip of each of the plurality of solder balls.
- FIG. 1 depicts a schematic of a QFP package with solder balls on a printed circuit board (PCB);
- FIG. 2 illustrates a schematic of a WLCSP package with protruding leads of pins
- FIGS. 3, 4, 5A, 5B, 6A, 6B show the process steps to manufacture a hybrid package in accordance with one of more embodiments of the present disclosure
- FIG. 7 illustrates that the extreme ends of solder balls and metal pins are at a same plane
- FIG. 8 illustrates the hybrid package on a PCB in accordance with one of more embodiments of the present disclosure.
- FIGS. 9A, 9B show top and bottom views of the hybrid package.
- a three-dimensional integrated circuit is an integrated circuit manufactured by stacking silicon wafers or dies and interconnecting them vertically using, for instance, through-silicon vias (TSVs) or Cu—Cu connections, so that they behave as a single device to achieve performance improvements at reduced power and smaller footprint than conventional two dimensional processes.
- TSVs through-silicon vias
- Cu—Cu connections so that they behave as a single device to achieve performance improvements at reduced power and smaller footprint than conventional two dimensional processes.
- 3D IC is just one of a host of 3D integration schemes that exploit the z-direction to achieve electrical performance benefits.
- 3D IC are not suitable to combine certain types of sub-systems in the same 3D IC. For example, it may not be desirable to stack a microwave or high frequency sub-system with a sub-system that may be sensitive to high frequency noise or emissions.
- Embodiments described herein provides stacking different types of packages to save lateral space on the PCB.
- the combined package relieves the need for using an underfill to adhere an underlying package to the PCB to provide mechanical stability and board level reliability.
- different types of applications may be combined in a same hybrid package. For example, a high frequency package can be stacked on top of a high frequency noise sensitive package.
- FIG. 3 shows a tape of QFP packages 108 with leads or pins 112 prior to being singulated.
- the process of manufacturing QFP packages is well known, hence, a detailed description is being omitted.
- the term “tape” is being used as an example.
- the tape can be a strip or lead frame that is used during manufacturing of integrated circuits.
- FIG. 4 shows the tape of QFP packages 108 upside down.
- a layer of thermal interface material (TIM) 110 is applied on the bottom side of QFP packages 108 .
- TIM thermal interface material
- QFP packages may be singulated by cutting the pins 112 prior to proceeding to the next step.
- the TIM lawyer 110 may be applied after sigulating QFP packages. QFP packages still remain connected via the lead frame or strip.
- the WLCSP package 102 is mounted, with solder balls or pads facing up, on the TIM layer 110 .
- FIG. 6B shows the same step as FIG. 6A if the step of FIG. 5B was followed.
- the TIM layer 110 enables channeling stress and heat from the WLCSP package 102 towards the top when the hybrid package, as described here, is surface mounted on the PCB 104 .
- a heat sink may be mounted on top of the QFP package 108 after the hybrid package is surface mounted on the PCB 104 .
- the pins 112 of the QFP package 108 may be made wider to provider better mechanical stability to the hybrid package that includes the QFP package 108 and the WLCSP package 102 .
- Each of the pins 112 is longer than the height of the WLCSP package 102 to enable the protruding end of each of the pins 112 to reach the top surface of the PCB 104 when the hybrid package is mounted on the PCB 104 .
- the extreme tip of the protruding pin is in a same plane 130 as the bottom extreme tip of a solder ball that is affixed to the WLCSP package 102 .
- an adhesive material such as epoxy may be used instead of the thermal interface material in the layer 110 .
- FIG. 8 shows an example of the hybrid package mounted on the PCB 104 .
- the pins 112 are actually soldered to the PCB 104 , hence the pins 112 provide mechanical stability to the hybrid package on the PCB 104 .
- the size of the WLCSP package 102 may be larger than the QFP package 108 .
- the pins 112 need to be made longer so they can reach the PCB 104 around the sides of the WLCSP package 102 .
- QFP package is used to describe the embodiments, the embodiments also apply to flat packages with two side pins too.
- FIG. 9A shows the top view of the hybrid packages manufactured using the steps shown in FIG. 3 to FIG. 7 . As shown, horizontal dimensions of the hybrid package are the same as the horizontal dimension of the bigger of the QFP package 108 or the WLCSP package 102 .
- FIG. 9B shows the bottom view of the hybrid package. As shown, solder balls are exposed at the bottom side.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Geometry (AREA)
- Wire Bonding (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Abstract
A method of manufacturing a hybrid package including a flat package and a Wafer Level Chip Scale Package (WLCSP) is disclosed. The method includes fabricating a strip including a plurality of flat packages attached to each other via metal pins, turning the strip upside down, applying a layer of a thermal interface material (TIM) on each of the flat packages while the each of the flat packages is turned upside down, mounting the WLCSP on the layer of the TIM such that a top side of the WLCSP is interfaced with the layer of the TIM, curing the layer of the TIM and singulating each of the flat packages by cutting the metal pins and bending the metal pins.
Description
- An electronic circuit fabricated on a silicon wafer is typically packaged inside a insulator material to protect the circuit and also to provide connecting leads to enable the circuit be attached to a printed circuit board (PCB). Different types of packaging are used depending upon intended use.
- Quad Flat Package (QFP) is a surface mount integrated circuit package with “gull wing” leads extending from each of the four sides.
FIG. 1 shows aflat package 108. The leads may extend from either two sides or all four sides depending on the lead count necessary for the circuit inside the package. - Wafer Level Chip Scale Package (WLCSP) is another example of packaging in which instead of using protruding leads, solder balls are directly attached to the bottom of the circuit and then a protective coating is typically applied to the other exposed parts of the wafer. The solder balls can then be soldered to the PCB.
FIG. 2 shows a WLCSPpackage 102 affixed to thePCB 104. However, the WLCSPpackage 102 affixed so to thePCB 104 may not have sufficient mechanical stability to stay in place if there are forces that may push theWLCSP package 102 to any lateral direction. For example, if the PCB 104 is being used in a vehicle, the vibrations or jerks or similar events may cause theWLCSP package 102 to disjoin from thePCB 104 or at least solder balls being misaligned from the joints on the PCB. Therefore, anunderfill compound 106 is typically used in the gap between the WLCSP package and the PCB to hold the two together securely. The underfill compound, typically, is a liquid that is annealed after it is poured between the gap. The process of filling the underfill compound can only be performed when the system is being assembled on the PCB, which makes the assembling process complex. In some cases, the annealing process may cause failure in other components on the PCB. - This Summary is provided to introduce a selection of concepts in a simplified form that are further described below in the Detailed Description. This Summary is not intended to identify key features or essential features of the claimed subject matter, nor is it intended to be used to limit the scope of the claimed subject matter.
- In one embodiment, a method of manufacturing a hybrid package including a flat package and a Wafer Level Chip Scale Package (WLCSP) is disclosed. The method includes fabricating a strip including a plurality of flat packages attached to each other via metal pins, turning the strip upside down, applying a layer of a thermal interface material (TIM) on each of the flat packages while the each of the flat packages is turned upside down, mounting the WLCSP on the layer of the TIM such that a top side of the WLCSP is interfaced with the layer of the TIM, curing the layer of the TIM and singulating each of the flat packages by cutting the metal pins and bending the metal pins. The strip can be a lead frame.
- In some embodiments, the length of each of the metal pins is greater than height of the WLCSP and a protruding extreme tip of each of the mental pins is at a same plane as a bottom extreme tip of each of solder balls or solder pads. The layer of the TIM uses a material that provides a transfer of heat from the WLCSP to the flat package. The flat package may be of the type quad flat package (QFP).
- In another embodiment, a hybrid package manufacturing using the above methods is disclosed.
- In yet another embodiment, a device is disclosed. The device includes an integrated circuit packaged as a Wafer Level Chip Scale Package (WLCSP). The WLCSP includes a plurality of solder balls on a bottom side. The device also includes an integrated circuit packaged as a Quad Flat Package (QFP). The QFP includes a plurality of metal pins protruding from each of four sides. The QFP is mounted on the top side of the WLCSP and the QFP is affixed to the WLCSP using a layer of a thermal interface material and the protruding extreme tip of each of the plurality of metal pins is a same plane as bottom extreme tip of each of the plurality of solder balls.
- So that the manner in which the above recited features of the present invention can be understood in detail, a more particular description of the invention, briefly summarized above, may be had by reference to embodiments, some of which are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only typical embodiments of this invention and are therefore not to be considered limiting of its scope, for the invention may admit to other equally effective embodiments. Advantages of the subject matter claimed will become apparent to those skilled in the art upon reading this description in conjunction with the accompanying drawings, in which like reference numerals have been used to designate like elements, and in which:
-
FIG. 1 depicts a schematic of a QFP package with solder balls on a printed circuit board (PCB); -
FIG. 2 illustrates a schematic of a WLCSP package with protruding leads of pins; -
FIGS. 3, 4, 5A, 5B, 6A, 6B show the process steps to manufacture a hybrid package in accordance with one of more embodiments of the present disclosure; -
FIG. 7 illustrates that the extreme ends of solder balls and metal pins are at a same plane; -
FIG. 8 illustrates the hybrid package on a PCB in accordance with one of more embodiments of the present disclosure; and -
FIGS. 9A, 9B show top and bottom views of the hybrid package. - Note that figures are not drawn to scale. Intermediate steps between figure transitions have been omitted so as not to obfuscate the disclosure. Those intermediate steps are known to a person skilled in the art.
- Electronic devices continue to be smaller in physical dimensions year by year. Yet there is a market need to pack more features in the same or smaller space. To save lateral space on a PCB, components such as integrated circuits are now stacked up in Z direction. A three-dimensional integrated circuit (3D IC) is an integrated circuit manufactured by stacking silicon wafers or dies and interconnecting them vertically using, for instance, through-silicon vias (TSVs) or Cu—Cu connections, so that they behave as a single device to achieve performance improvements at reduced power and smaller footprint than conventional two dimensional processes. 3D IC is just one of a host of 3D integration schemes that exploit the z-direction to achieve electrical performance benefits. However, since all components in 3D IC are fabricated on a same wafer, 3D IC are not suitable to combine certain types of sub-systems in the same 3D IC. For example, it may not be desirable to stack a microwave or high frequency sub-system with a sub-system that may be sensitive to high frequency noise or emissions.
- Embodiments described herein provides stacking different types of packages to save lateral space on the PCB. In addition, the combined package relieves the need for using an underfill to adhere an underlying package to the PCB to provide mechanical stability and board level reliability. Furthermore, since the two packages being combined are fabricated and packaged separately on separate wafers, different types of applications may be combined in a same hybrid package. For example, a high frequency package can be stacked on top of a high frequency noise sensitive package.
-
FIG. 3 shows a tape ofQFP packages 108 with leads or pins 112 prior to being singulated. The process of manufacturing QFP packages is well known, hence, a detailed description is being omitted. Note that the term “tape” is being used as an example. The tape can be a strip or lead frame that is used during manufacturing of integrated circuits. -
FIG. 4 shows the tape ofQFP packages 108 upside down. After turning the tape upside down, as shown inFIG. 5A , a layer of thermal interface material (TIM) 110 is applied on the bottom side ofQFP packages 108. In some embodiments, as shown inFIG. 5A , QFP packages may be singulated by cutting thepins 112 prior to proceeding to the next step. In some embodiments, theTIM lawyer 110 may be applied after sigulating QFP packages. QFP packages still remain connected via the lead frame or strip. As shown inFIG. 6A , theWLCSP package 102 is mounted, with solder balls or pads facing up, on theTIM layer 110. TheTIM layer 110 is cured so that theWLCSP package 102 is firmly affixed to theQFP package 108. In some embodiments, an adhesive tape may be used instead of a material that requires curing.FIG. 6B shows the same step asFIG. 6A if the step ofFIG. 5B was followed. - The
TIM layer 110 enables channeling stress and heat from theWLCSP package 102 towards the top when the hybrid package, as described here, is surface mounted on thePCB 104. In some embodiments, a heat sink may be mounted on top of theQFP package 108 after the hybrid package is surface mounted on thePCB 104. In some examples, depending on the size of theWLCSP package 102, thepins 112 of theQFP package 108 may be made wider to provider better mechanical stability to the hybrid package that includes theQFP package 108 and theWLCSP package 102. Each of thepins 112 is longer than the height of theWLCSP package 102 to enable the protruding end of each of thepins 112 to reach the top surface of thePCB 104 when the hybrid package is mounted on thePCB 104. The extreme tip of the protruding pin is in asame plane 130 as the bottom extreme tip of a solder ball that is affixed to theWLCSP package 102. In some embodiments, an adhesive material such as epoxy may be used instead of the thermal interface material in thelayer 110. - After mounting the
WLCSP package 102 on theTIM layer 110, the hybrid packages are singulated and pins 112 protruding from the QFP packages 108 are bent.FIG. 8 shows an example of the hybrid package mounted on thePCB 104. As apparent, thepins 112 are actually soldered to thePCB 104, hence thepins 112 provide mechanical stability to the hybrid package on thePCB 104. It should be noted that the size of theWLCSP package 102 may be larger than theQFP package 108. In such examples, thepins 112 need to be made longer so they can reach thePCB 104 around the sides of theWLCSP package 102. It should be noted that even though the term QFP package is used to describe the embodiments, the embodiments also apply to flat packages with two side pins too. -
FIG. 9A shows the top view of the hybrid packages manufactured using the steps shown inFIG. 3 toFIG. 7 . As shown, horizontal dimensions of the hybrid package are the same as the horizontal dimension of the bigger of theQFP package 108 or theWLCSP package 102.FIG. 9B shows the bottom view of the hybrid package. As shown, solder balls are exposed at the bottom side. - Some or all of these embodiments may be combined, some may be omitted altogether, and additional process steps can be added while still achieving the products described herein. Thus, the subject matter described herein can be embodied in many different variations, and all such variations are contemplated to be within the scope of what is claimed.
- While one or more implementations have been described by way of example and in terms of the specific embodiments, it is to be understood that one or more implementations are not limited to the disclosed embodiments. To the contrary, it is intended to cover various modifications and similar arrangements as would be apparent to those skilled in the art. Therefore, the scope of the appended claims should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.
- The use of the terms “a” and “an” and “the” and similar referents in the context of describing the subject matter (particularly in the context of the following claims) are to be construed to cover both the singular and the plural, unless otherwise indicated herein or clearly contradicted by context. Recitation of ranges of values herein are merely intended to serve as a shorthand method of referring individually to each separate value falling within the range, unless otherwise indicated herein, and each separate value is incorporated into the specification as if it were individually recited herein. Furthermore, the foregoing description is for the purpose of illustration only, and not for the purpose of limitation, as the scope of protection sought is defined by the claims as set forth hereinafter together with any equivalents thereof entitled to. The use of any and all examples, or exemplary language (e.g., “such as”) provided herein, is intended merely to better illustrate the subject matter and does not pose a limitation on the scope of the subject matter unless otherwise claimed. The use of the term “based on” and other like phrases indicating a condition for bringing about a result, both in the claims and in the written description, is not intended to foreclose any other conditions that bring about that result. No language in the specification should be construed as indicating any non-claimed element as essential to the practice of the invention as claimed.
- Preferred embodiments are described herein, including the best mode known to the inventor for carrying out the claimed subject matter. Of course, variations of those preferred embodiments will become apparent to those of ordinary skill in the art upon reading the foregoing description. The inventor expects skilled artisans to employ such variations as appropriate, and the inventor intends for the claimed subject matter to be practiced otherwise than as specifically described herein. Accordingly, this claimed subject matter includes all modifications and equivalents of the subject matter recited in the claims appended hereto as permitted by applicable law. Moreover, any combination of the above-described elements in all possible variations thereof is encompassed unless otherwise indicated herein or otherwise clearly contradicted by context.
Claims (7)
1-6. (canceled)
7. A device mounted on a printed circuit board, comprising:
an integrated circuit packaged as a Wafer Level Chip Scale Package (WLCSP),
wherein the WLCSP includes a plurality of solder balls on a bottom side;
an integrated circuit packaged as a Quad Flat Package (QFP), wherein the QFP includes a plurality of metal pins protruding from each of four sides;
wherein the QFP is mounted on a top side of the WLCSP and the QFP is affixed to the WLCSP using a layer of a thermal interface material; and
wherein protruding extreme tip of each of the plurality of metal pins is in a same plane as bottom extreme tip of each of the plurality of solder balls, wherein the protruding extreme tip and the plurality of solder balls are soldered to the printed circuit board.
8. A hybrid package including a flat package and a Wafer Level Chip Scale Package (WLCSP) manufactured using an operation on a wafer, the operation comprising:
fabricating a strip including a plurality of flat packages attached to each other via metal pins;
turning the strip upside down;
applying a layer of a thermal interface material (TIM) on each of the flat packages
while the each of the flat packages is turned upside down;
mounting the WLCSP on the layer of the TIM such that a top side of the WLCSP is interfaced with the layer of the TIM, wherein a bottom side of the WLCSP includes a plurality of solder balls or solder pads;
curing the layer of the TIM;
singulating each of the flat packages by cutting the metal pins and bending the metal pins; and
soldering the plurality of solder balls and the metal pins directly to a printed circuit board.
9. The hybrid package of claim 8 , wherein length of each of the metal pins is greater than height of the WLCSP.
10. The hybrid package of claim 8 , wherein a protruding extreme tip of each of the mental pins is at a same plane as a bottom extreme tip of each of solder balls or solder pads.
11. The hybrid package of claim 8 , wherein the layer of the TIM uses a material that provides a transfer of heat from the WLCSP to the flat package.
12. The hybrid package of claim 8 , wherein the flat package is of type quad flat package (QFP).
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/030,108 US20200013711A1 (en) | 2018-07-09 | 2018-07-09 | Hybrid package |
US16/791,817 US11189557B2 (en) | 2018-07-09 | 2020-02-14 | Hybrid package |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/030,108 US20200013711A1 (en) | 2018-07-09 | 2018-07-09 | Hybrid package |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/791,817 Division US11189557B2 (en) | 2018-07-09 | 2020-02-14 | Hybrid package |
Publications (1)
Publication Number | Publication Date |
---|---|
US20200013711A1 true US20200013711A1 (en) | 2020-01-09 |
Family
ID=69102302
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/030,108 Abandoned US20200013711A1 (en) | 2018-07-09 | 2018-07-09 | Hybrid package |
US16/791,817 Active 2038-10-16 US11189557B2 (en) | 2018-07-09 | 2020-02-14 | Hybrid package |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/791,817 Active 2038-10-16 US11189557B2 (en) | 2018-07-09 | 2020-02-14 | Hybrid package |
Country Status (1)
Country | Link |
---|---|
US (2) | US20200013711A1 (en) |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040124228A1 (en) * | 2002-10-25 | 2004-07-01 | Hwan-Chia Chang | Method for testing soldering quality |
US20060102994A1 (en) * | 2004-11-16 | 2006-05-18 | Siliconware Precision Industries Co., Ltd. | Multi-chip semiconductor package and fabrication method thereof |
US20070254409A1 (en) * | 2006-04-28 | 2007-11-01 | Yip Heng K | Method of forming stackable package |
US20110068458A1 (en) * | 2009-09-23 | 2011-03-24 | Zigmund Ramirez Camacho | Integrated circuit packaging system with a leaded package and method of manufacture thereof |
US20120020040A1 (en) * | 2010-07-26 | 2012-01-26 | Lin Paul T | Package-to-package stacking by using interposer with traces, and or standoffs and solder balls |
US20150145130A1 (en) * | 2013-11-25 | 2015-05-28 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor packaging and manufacturing method thereof |
US20170347174A1 (en) * | 2016-05-26 | 2017-11-30 | Knowles Electronics, Llc | Microphone device with integrated pressure sensor |
US20170358510A1 (en) * | 2016-06-09 | 2017-12-14 | Magnachip Semiconductor, Ltd. | Wafer-level chip-scale package including power semiconductor and manufacturing method thereof |
US20180115356A1 (en) * | 2016-10-24 | 2018-04-26 | Anokiwave, Inc. | Flip-Chip Beamforming Integrated Circuit with Integral Thermal Mass |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6261869B1 (en) | 1999-07-30 | 2001-07-17 | Hewlett-Packard Company | Hybrid BGA and QFP chip package assembly and process for same |
US6337510B1 (en) | 2000-11-17 | 2002-01-08 | Walsin Advanced Electronics Ltd | Stackable QFN semiconductor package |
US7687892B2 (en) | 2006-08-08 | 2010-03-30 | Stats Chippac, Ltd. | Quad flat package |
US20090127686A1 (en) | 2007-11-21 | 2009-05-21 | Advanced Chip Engineering Technology Inc. | Stacking die package structure for semiconductor devices and method of the same |
JP5499696B2 (en) * | 2009-12-25 | 2014-05-21 | 富士通セミコンダクター株式会社 | Semiconductor device and mounting structure |
CN102130098B (en) | 2010-01-20 | 2015-11-25 | 飞思卡尔半导体公司 | Double-tube-core semiconductor package |
US9685350B2 (en) * | 2013-03-08 | 2017-06-20 | STATS ChipPAC, Pte. Ltd. | Semiconductor device and method of forming embedded conductive layer for power/ground planes in Fo-eWLB |
US20170278825A1 (en) | 2016-03-24 | 2017-09-28 | Freescale Semiconductor, Inc. | Apparatus and Methods for Multi-Die Packaging |
JP2019057529A (en) * | 2017-09-19 | 2019-04-11 | 東芝メモリ株式会社 | Semiconductor device |
-
2018
- 2018-07-09 US US16/030,108 patent/US20200013711A1/en not_active Abandoned
-
2020
- 2020-02-14 US US16/791,817 patent/US11189557B2/en active Active
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040124228A1 (en) * | 2002-10-25 | 2004-07-01 | Hwan-Chia Chang | Method for testing soldering quality |
US20060102994A1 (en) * | 2004-11-16 | 2006-05-18 | Siliconware Precision Industries Co., Ltd. | Multi-chip semiconductor package and fabrication method thereof |
US20070254409A1 (en) * | 2006-04-28 | 2007-11-01 | Yip Heng K | Method of forming stackable package |
US20110068458A1 (en) * | 2009-09-23 | 2011-03-24 | Zigmund Ramirez Camacho | Integrated circuit packaging system with a leaded package and method of manufacture thereof |
US20120020040A1 (en) * | 2010-07-26 | 2012-01-26 | Lin Paul T | Package-to-package stacking by using interposer with traces, and or standoffs and solder balls |
US20150145130A1 (en) * | 2013-11-25 | 2015-05-28 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor packaging and manufacturing method thereof |
US20170347174A1 (en) * | 2016-05-26 | 2017-11-30 | Knowles Electronics, Llc | Microphone device with integrated pressure sensor |
US20170358510A1 (en) * | 2016-06-09 | 2017-12-14 | Magnachip Semiconductor, Ltd. | Wafer-level chip-scale package including power semiconductor and manufacturing method thereof |
US20180115356A1 (en) * | 2016-10-24 | 2018-04-26 | Anokiwave, Inc. | Flip-Chip Beamforming Integrated Circuit with Integral Thermal Mass |
Also Published As
Publication number | Publication date |
---|---|
US20200185319A1 (en) | 2020-06-11 |
US11189557B2 (en) | 2021-11-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10796970B2 (en) | Method for fabricating electronic package | |
US8304891B2 (en) | Semiconductor package device, semiconductor package structure, and fabrication methods thereof | |
US9502360B2 (en) | Stress compensation layer for 3D packaging | |
US9385098B2 (en) | Variable-size solder bump structures for integrated circuit packaging | |
US7902650B2 (en) | Semiconductor package and method for manufacturing the same | |
US7999371B1 (en) | Heat spreader package and method | |
US20050250252A1 (en) | Low warpage flip chip package solution-channel heat spreader | |
WO2011042982A1 (en) | Semiconductor device manufacturing method | |
JP2009212315A (en) | Semiconductor device and manufacturing method thereof | |
US9147600B2 (en) | Packages for multiple semiconductor chips | |
US9343437B2 (en) | Semiconductor package devices | |
KR20050077866A (en) | Semiconductor package with heat-dissipating structure and method for fabricating the same | |
US11658099B2 (en) | Flip chip curved sidewall self-alignment features for substrate and method for manufacturing the self-alignment features | |
US20230099787A1 (en) | Semiconductor package and method of fabricating the same | |
US9601403B2 (en) | Electronic package and fabrication method thereof | |
US7786564B2 (en) | Semiconductor device and method for manufacturing semiconductor device | |
KR20140067359A (en) | Lamination layer type semiconductor package | |
US20090321920A1 (en) | Semiconductor device and method of manufacturing the same | |
US20190385956A1 (en) | Semiconductor chip | |
US11189557B2 (en) | Hybrid package | |
JP4919689B2 (en) | Module board | |
US9892985B2 (en) | Semiconductor device and method for manufacturing the same | |
US20150348879A1 (en) | Semiconductor device with encapsulated lead frame contact area and related methods | |
US20130181343A1 (en) | Multi-chip package and method of manufacturing the same | |
KR20160081316A (en) | electron device and method of manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NXP USA, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SINGH, AKHILESH KUMAR;LAKHERA, NISHANT;FOONG, CHEE SENG;SIGNING DATES FROM 20180702 TO 20180706;REEL/FRAME:046295/0087 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |