US20190206836A1 - Stacked semiconductor architecture including semiconductor dies and thermal spreaders on a base die - Google Patents
Stacked semiconductor architecture including semiconductor dies and thermal spreaders on a base die Download PDFInfo
- Publication number
- US20190206836A1 US20190206836A1 US15/859,404 US201715859404A US2019206836A1 US 20190206836 A1 US20190206836 A1 US 20190206836A1 US 201715859404 A US201715859404 A US 201715859404A US 2019206836 A1 US2019206836 A1 US 2019206836A1
- Authority
- US
- United States
- Prior art keywords
- stacked semiconductor
- base die
- thermal
- die
- thermal spreaders
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 297
- 238000000034 method Methods 0.000 claims abstract description 40
- 229910052751 metal Inorganic materials 0.000 claims description 53
- 239000002184 metal Substances 0.000 claims description 53
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 30
- 229910052710 silicon Inorganic materials 0.000 claims description 30
- 239000010703 silicon Substances 0.000 claims description 30
- 239000000463 material Substances 0.000 claims description 25
- 229910001092 metal group alloy Inorganic materials 0.000 claims description 18
- 230000008878 coupling Effects 0.000 claims description 5
- 238000010168 coupling process Methods 0.000 claims description 5
- 238000005859 coupling reaction Methods 0.000 claims description 5
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 14
- 229910052802 copper Inorganic materials 0.000 description 14
- 239000010949 copper Substances 0.000 description 14
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 8
- 239000003989 dielectric material Substances 0.000 description 8
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 6
- 239000004519 grease Substances 0.000 description 6
- 229910052782 aluminium Inorganic materials 0.000 description 5
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 5
- 238000006243 chemical reaction Methods 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 230000009977 dual effect Effects 0.000 description 4
- 230000006870 function Effects 0.000 description 4
- 239000003292 glue Substances 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 229910052759 nickel Inorganic materials 0.000 description 4
- 230000008569 process Effects 0.000 description 4
- 239000000758 substrate Substances 0.000 description 4
- 229910000831 Steel Inorganic materials 0.000 description 3
- 238000004891 communication Methods 0.000 description 3
- 239000004020 conductor Substances 0.000 description 3
- 229910052763 palladium Inorganic materials 0.000 description 3
- 229910000679 solder Inorganic materials 0.000 description 3
- 239000010959 steel Substances 0.000 description 3
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 2
- 230000001070 adhesive effect Effects 0.000 description 2
- 230000008867 communication pathway Effects 0.000 description 2
- 229910052738 indium Inorganic materials 0.000 description 2
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- 229920003209 poly(hydridosilsesquioxane) Polymers 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 230000007480 spreading Effects 0.000 description 2
- JPSHPWJJSVEEAX-OWPBQMJCSA-N (2s)-2-amino-4-fluoranylpentanedioic acid Chemical compound OC(=O)[C@@H](N)CC([18F])C(O)=O JPSHPWJJSVEEAX-OWPBQMJCSA-N 0.000 description 1
- 229910000838 Al alloy Inorganic materials 0.000 description 1
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- -1 Dymalloy Inorganic materials 0.000 description 1
- 229910000759 E-Material Inorganic materials 0.000 description 1
- 239000004593 Epoxy Substances 0.000 description 1
- 108010007712 Hepatitis A Virus Cellular Receptor 1 Proteins 0.000 description 1
- 102100034459 Hepatitis A virus cellular receptor 1 Human genes 0.000 description 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 229910001080 W alloy Inorganic materials 0.000 description 1
- HCHKCACWOHOZIP-UHFFFAOYSA-N Zinc Chemical compound [Zn] HCHKCACWOHOZIP-UHFFFAOYSA-N 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- 230000033228 biological regulation Effects 0.000 description 1
- 229910052797 bismuth Inorganic materials 0.000 description 1
- JCXGWMGPZLAOME-UHFFFAOYSA-N bismuth atom Chemical compound [Bi] JCXGWMGPZLAOME-UHFFFAOYSA-N 0.000 description 1
- 229910052793 cadmium Inorganic materials 0.000 description 1
- BDOSMKKIYDKNTQ-UHFFFAOYSA-N cadmium atom Chemical compound [Cd] BDOSMKKIYDKNTQ-UHFFFAOYSA-N 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000011651 chromium Substances 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- SBYXRAKIOMOBFF-UHFFFAOYSA-N copper tungsten Chemical compound [Cu].[W] SBYXRAKIOMOBFF-UHFFFAOYSA-N 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000001627 detrimental effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 239000000945 filler Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 1
- 230000017525 heat dissipation Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 229910052742 iron Inorganic materials 0.000 description 1
- 239000007791 liquid phase Substances 0.000 description 1
- WPBNNNQJVZRUHP-UHFFFAOYSA-L manganese(2+);methyl n-[[2-(methoxycarbonylcarbamothioylamino)phenyl]carbamothioyl]carbamate;n-[2-(sulfidocarbothioylamino)ethyl]carbamodithioate Chemical compound [Mn+2].[S-]C(=S)NCCNC([S-])=S.COC(=O)NC(=S)NC1=CC=CC=C1NC(=S)NC(=O)OC WPBNNNQJVZRUHP-UHFFFAOYSA-L 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 229920001296 polysiloxane Polymers 0.000 description 1
- 239000004810 polytetrafluoroethylene Substances 0.000 description 1
- 229920001343 polytetrafluoroethylene Polymers 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 238000005245 sintering Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 229910052720 vanadium Inorganic materials 0.000 description 1
- LEONUFNNVUYDNQ-UHFFFAOYSA-N vanadium atom Chemical compound [V] LEONUFNNVUYDNQ-UHFFFAOYSA-N 0.000 description 1
- 229910052725 zinc Inorganic materials 0.000 description 1
- 239000011701 zinc Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4871—Bases, plates or heatsinks
- H01L21/4882—Assembly of heatsink parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3675—Cooling facilitated by shape of device characterised by the shape of the housing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3736—Metallic materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3737—Organic materials with or without a thermoconductive filler
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3738—Semiconductor materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
- H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/27—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/13124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13155—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/13164—Palladium [Pd] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16245—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
- H01L2224/171—Disposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
- H01L2224/1751—Function
- H01L2224/17515—Bump connectors having different functions
- H01L2224/17519—Bump connectors having different functions including bump connectors providing primarily thermal dissipation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06506—Wire or wire-like electrical connections between devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06589—Thermal management, e.g. cooling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
Definitions
- Embodiments described herein relate to stacked semiconductor die architectures for semiconductor packages. More specifically, embodiments described herein relate to stacked semiconductor die architectures that include semiconductor dies and thermal spreaders on a base die and techniques of forming such architectures.
- High performance computing applications such as servers, are driving an increase in the power density required of stacked semiconductor die architectures.
- power density increases, so does unwanted thermal energy.
- This unwanted thermal energy therefore, can limit the power density of a stacked semiconductor die architecture to a level that is much lower than what the stacked semiconductor die architecture can produce.
- FIGS. 1A-1B are an isometric views of stacked semiconductor architectures that includes a plurality of stacked semiconductor dies and a plurality of thermal spreaders on a base die, according to one or more embodiments.
- FIGS. 2A-2F are cross-sectional side view illustrations of stacked semiconductor architectures that include a plurality of stacked semiconductor dies and a plurality of thermal spreaders on a base die, according to several embodiments.
- FIGS. 3A-3B are isometric views of stacked semiconductor architectures that includes a plurality of stacked semiconductor dies on a base die, a plurality of thermal spreaders on the base die, and a heat sink, according to one or more embodiments.
- FIGS. 4A-4B are process flow illustrations of methods of building a stacked semiconductor architecture that includes a plurality of stacked semiconductor dies and a plurality of thermal spreaders on a base die, according to one or more embodiments.
- FIG. 5 is an illustration of a schematic block diagram of a computer system that utilizes a semiconductor package having a stacked semiconductor architecture, according to an embodiment.
- Embodiments described herein are directed to stacked semiconductor die architectures that include semiconductor dies and thermal spreaders on a base die and techniques of forming such architectures.
- Embodiments of the stacked semiconductor die architectures described herein may be included in or used to form semiconductor packages.
- a plurality of semiconductor dies are stacked on a base die.
- the stacked semiconductor dies may be arranged on the base die in different ways (e.g., an arrangement that includes gaps between the stacked dies, an arrangement that requires the stacked dies to be in a group, etc.).
- the arrangement can be a ring arrangement, a mesh arrangement, or any other suitable arrangement.
- one or more thermal spreaders are placed on the base die in the gaps between the stacked semiconductor dies.
- one or more thermal spreaders are placed on one or more areas or regions of the base die that are adjacent to the stacked semiconductor dies. In a further embodiment, one or more thermal spreaders are placed on one or more areas or regions of the base die that are adjacent to a group of stacked semiconductor dies, where the group does not include any thermal spreader between any two of dies in the group.
- the thermal spreaders can be formed from a silicon semiconductor die or from copper, aluminum, steel, nickel, any other metal, a metal alloy, any other conductive material, or any combination thereof. The thermal spreaders can assist with thermal management of the semiconductor dies, which can assist with increasing the power density provided by stacked semiconductor die architecture.
- a stacked semiconductor die architecture includes: (i) at least one base die; (ii) a plurality of stacked semiconductor dies on the base die; and (iii) one or more thermal spreaders on the base die in one or more gaps between the plurality of stacked semiconductor dies or in one or more areas of the base die that are adjacent to the plurality of stacked semiconductor dies.
- the stacked semiconductor die architecture also includes a heat sink in contact with the thermal spreaders and/or the stacked semiconductor dies to assist with thermal management.
- the heat sink can also be in electrical contact with the base die. In this way, the heat spreader can assist with providing an electrical spreading function for the stacked semiconductor die architecture.
- the heat sink may also be patterned to include a set of inductors for power conversion (e.g. DC to DC conversion, etc.).
- the architecture 100 includes a base die 101 , multiple stacked semiconductor dies 103 on the base die 101 , and multiple thermal spreaders 105 on the base die 101 in gaps 117 between the stacked semiconductor dies 103 .
- the stacked semiconductor dies 103 in the architecture 100 may be arranged, with gaps 117 in between one or more of the stacked semiconductor dies 103 , in a ring arrangement, a square arrangement, a rectangular arrangement, a polygonal arrangement, a mesh arrangement, or any other suitable arrangement.
- a “stacked semiconductor die” and its variations refer to at least one semiconductor die that is mounted on a base die.
- a stacked semiconductor die includes multiple semiconductor dies that are stacked on top of each other on a base die.
- a stacked semiconductor die can include two or more dies stacked on each other, where the stack is on a base die.
- a “stacked semiconductor die” can include a die block. Each die block can be a stacked die package or non-stacked die package.
- a surface area of the base die 101 is larger than surface areas of the stacked dies 103 and the thermal spreaders 105 .
- the base die 101 , the multiple stacked dies 103 , and the multiple thermal spreaders 105 are electrically coupled to each other through electrical communication pathways (e.g., electrical traces, etc.).
- the base die 101 can comprise a monolithic base die or a plurality of disaggregated base dies.
- the architecture 100 may include electrical connections between two or more of the thermal spreaders 105 , the stacked semiconductor dies 103 , and the base die 101 .
- These electrical connections include, but are not limited to, interconnect structures (e.g., bumps, microbumps, pillars, wire bonds, etc.).
- interconnect structures e.g., bumps, microbumps, pillars, wire bonds, etc.
- These electrical connections may be formed from suitable materials known in the art of semiconductor fabrication (e.g., copper, palladium, aluminum, steel, nickel, any other metal, a metal alloy, any other conductive material, or any combination thereof, etc.).
- the thermal spreaders 105 can assist with thermal management of the base die 101 and the multiple stacked dies 103 . In this way, the thermal spreaders 105 can assist with heat dissipation from a semiconductor package that includes the stacked semiconductor architecture 100 . In one embodiment, the thermal spreaders 105 can assist with providing low lateral AC and DC electrical impedance. In another embodiment, at least one of the thermal spreaders 105 is designed to provide a high inductance with a low resistance. For example, at least one of the thermal spreaders 105 can include integrated voltage regulators formed from inductors used in DC to DC conversion. The thermal spreaders 105 can be formed from copper, or any other suitable metal or metal alloy capable of thermal management as is known in the art of semiconductor manufacturing and fabrication. Additional details about the compositions of thermal spreaders 105 is described below in connection with FIGS. 2A-2C .
- FIG. 1B one embodiment of a stacked semiconductor die architecture 125 is shown.
- the architecture 125 includes many of the same components as those described above in connection with the architecture 100 of FIG. 1 . For brevity, these components are not described unless it is necessary for understanding the architecture 125 shown in FIG. 1B . Furthermore, only differences between the architecture 100 and the architecture 125 are described below in connection with FIG. 1B .
- the architecture 125 of FIG. 1B has a different arrangement than the arrangement of the architecture 100 . More specifically, the architecture 125 includes a base die 101 with multiple stacked semiconductor dies 103 on the base die 101 . In the embodiment shown in FIG. 1B , the multiple stacked semiconductor dies 103 are clustered together to form a group 127 of stacked semiconductor dies 103 . As used herein, “a group of stacked semiconductor dies” and its variations includes one or more stacked semiconductor dies.
- the group 127 of stacked semiconductor dies 103 may be arranged in a ring arrangement, a square arrangement, a rectangular arrangement, a polygonal arrangement, a mesh arrangement, or any other suitable arrangement. Furthermore, and for this embodiment, one or more thermal spreaders 105 are adjacent to the group 127 of stacked semiconductor dies 103 . For a further embodiment, there are no thermal spreaders 105 between any two stacked semiconductor dies 103 in the group 127 of stacked semiconductor dies 103 .
- one or more thermal spreaders 105 may be disposed on one, two, three, four, or any number of sides of the base die 101 .
- multiple thermal spreaders 105 are on two sides of the base die 101 and positioned adjacently to the group 127 of stacked semiconductor dies 103 .
- one or more thermal spreaders 105 are on one side of the base die 101 and positioned adjacently to the group 127 of stacked semiconductor dies 103 .
- one or more thermal spreaders 105 are on three sides of the base die 101 and positioned adjacently to the group 127 of stacked semiconductor dies 103 .
- one or more thermal spreaders 105 are on four sides of the base die 101 and positioned adjacently to the group 127 of stacked semiconductor dies 103 . It is to be appreciated that more than one thermal spreader 105 may be placed on a single side of the base die 101 .
- the thermal spreaders 105 surround the group 127 of stacked semiconductor dies 103 .
- the thermal spreaders 105 surround the group 127 of stacked semiconductor dies 103 and there are no thermal spreaders 105 between any two stacked semiconductor dies 103 in the group 127 of stacked semiconductor dies 103 .
- a surface area of the base die 101 is larger than surface areas of the stacked dies 103 and the thermal spreaders 105 .
- the base die 101 , the group 127 of the stacked dies 103 , and the one or more thermal spreaders 105 are electrically coupled to each other through electrical communication pathways (e.g., electrical traces, etc.).
- the base die 101 can be a monolithic base die or a plurality of disaggregated base dies.
- the architecture 125 may include electrical connections between two or more of the thermal spreaders 105 , the group 127 of the stacked semiconductor dies 103 , and the base die 101 .
- These electrical connections include, but are not limited to, interconnect structures (e.g., bumps, microbumps, pillars, wire bonds, etc.).
- interconnect structures e.g., bumps, microbumps, pillars, wire bonds, etc.
- These electrical connections may be formed from suitable materials known in the art of semiconductor fabrication (e.g., copper, palladium, aluminum, steel, nickel, any other metal, a metal alloy, any other conductive material, or any combination thereof, etc.).
- a stacked semiconductor architecture for a semiconductor package may comprise: a base die; a plurality of stacked semiconductor dies on the base die; and a plurality of thermal spreaders on the base die, the plurality of thermal spreaders disposed on the base die in: (i) one or more gaps between the plurality of stacked semiconductor dies; and/or (ii) in one or more areas on the base die that are adjacent to the plurality of stacked semiconductor dies.
- the dies discussed above in connection with FIGS. 1A-1B may have any suitable shape known in the art.
- the base die 101 may have any suitable shape known in the art.
- each of the stacked semiconductor dies 103 may have any suitable shape known in the art.
- two of more stacked semiconductor dies 103 in a group stacked semiconductor dies 103 may have different shapes from each other.
- FIGS. 2A-2F are cross-sectional side view illustrations of stacked semiconductor architectures 200 , 225 , 250 , 295 , 297 , and 299 that each include a plurality of stacked semiconductor dies 203 A-B and a plurality of thermal spreaders 200 , 225 on a base die 201 , according to several embodiments.
- the stacked semiconductor dies 203 A-B, the base die 201 , and the electrical connections 205 are not described in detail below in connection with FIGS. 2A-2C because similar components are described above in connection with one or more of FIGS. 1A-1B .
- FIG. 2A which illustrates a stacked semiconductor architecture 200 that includes a base die 201 , multiple stacked dies 203 A-B, multiple thermal spreaders 201 A-B, and electrical connections 205 that couple the spreaders 201 A-B and the stacked dies 203 A-B to the base die 201 .
- each of the thermal spreaders 201 A-B is formed from a suitable metal or metal alloy (e.g., copper, etc.).
- at least one of the thermal spreaders 201 A-B is a silicon semiconductor die.
- each of the thermal spreaders 207 A-B is formed from silicon and metal.
- each of the thermal spreaders 207 A-B is formed from one of the silicon semiconductor die 201 A-Bs and one or more metal layers 211 on the respective one of the silicon semiconductor dies 201 A-B.
- the metal layer(s) 211 can be formed from copper or any other suitable metal or metal alloy.
- At least one of the thermal spreaders 207 A-B is a silicon semiconductor die having one or more metal layers formed thereon.
- at least one of the thermal spreaders 207 A-B may be a silicon die with multiple thick metal (e.g., copper, etc.) layers formed thereon.
- the metal layers can have a z-height of approximately 35 ⁇ m.
- each of the thermal spreaders 213 A-B is formed from multiple interleaved layers comprising: (i) one or more dielectric layers 209 ; and (ii) one or more metal layers 211 .
- each of the thermal spreaders 213 A-B is formed from a first dielectric layer 209 , a first metal layer 211 on the first dielectric layer 209 , a second dielectric layer 209 on the first metal layer 211 , and a second metal layer 211 on the second dielectric layer 209 .
- the metal layers 211 can be formed from copper or any other suitable metal or metal alloy.
- Each of the dielectric layers 209 in the thermal spreaders 213 A-B may be formed from any suitable dielectric material as is known in the art. Dielectric materials include, but are not limited to, one or more of the following: high-k dielectrics and low-k dielectrics, where k is the dielectric constant of a material.
- dielectrics examples include nanopourous silica, hydrogensilsesquioxanes (HSQ), teflon-AF (Polytetrafluoethylene or PTFE), silicon oxyflouride (FSG), etc.
- Dielectric materials may be silicon based.
- Dielectric material may also include, but are not limited to, one or more of silicon dioxide and silicon nitride.
- FIG. 2D which illustrates a stacked semiconductor architecture 295 that includes a base die 201 , multiple stacked dies 203 A-B, multiple thermal spreaders 201 A-B, and electrical connections 205 that couple the spreaders 201 A-B and the stacked dies 203 A-B to the base die 201 .
- each of the thermal spreaders 201 A-B is formed from a suitable metal or metal alloy (e.g., copper, etc.).
- at least one of the thermal spreaders 201 A-B is a silicon semiconductor die.
- each of the thermal spreaders 207 A-B is formed from silicon and metal.
- each of the thermal spreaders 207 A-B is formed from one of the silicon semiconductor die 201 A-Bs and one or more metal layers 211 on the respective one of the silicon semiconductor dies 201 A-B.
- the metal layer(s) 211 can be formed from copper or any other suitable metal or metal alloy.
- At least one of the thermal spreaders 207 A-B is a silicon semiconductor die having one or more metal layers formed thereon.
- at least one of the thermal spreaders 207 A-B may be a silicon die with multiple thick metal (e.g., copper, etc.) layers formed thereon.
- the metal layers can have a z-height of approximately 35 ⁇ m.
- each of the thermal spreaders 213 A-B is formed from multiple interleaved layers comprising: (i) one or more dielectric layers 209 ; and (ii) one or more metal layers 211 .
- each of the thermal spreaders 213 A-B is formed from a first dielectric layer 209 , a first metal layer 211 on the first dielectric layer 209 , a second dielectric layer 209 on the first metal layer 211 , and a second metal layer 211 on the second dielectric layer 209 .
- the metal layers 211 can be formed from copper or any other suitable metal or metal alloy.
- Each of the dielectric layers 209 in the thermal spreaders 213 A-B may be formed from any suitable dielectric material as described above in connection with FIG. 2C .
- top and/or bottom sides of the semiconductor dies 203 A-B may be co planar with top and/or bottom sides of the thermal spreaders 201 A-B, 207 A-B, and 213 A-B, respectively.
- electrical connections 205 may be formed from interconnect structures (e.g., bumps, microbumps, pillars, wire bonds, etc.) and used to couple the base die 201 to the semiconductor dies 203 A-B and/or the thermal spreaders 201 A-B, 207 A-B, and 213 A-B.
- a stacked semiconductor architecture for a semiconductor package may comprise: a base die; a plurality of stacked semiconductor dies on the base die; and a plurality of thermal spreaders on the base die, the plurality of thermal spreaders disposed on the base die in: (i) one or more gaps between the plurality of stacked semiconductor dies; and/or (ii) in one or more areas on the base die that are adjacent to the plurality of stacked semiconductor dies.
- the dies discussed above in connection with FIGS. 2A-2F may have any suitable shape known in the art.
- the base die 201 may have any suitable shape known in the art.
- each of the stacked semiconductor dies 203 A-B may have any suitable shape known in the art.
- two of more stacked semiconductor dies 203 A-B in a group stacked semiconductor dies 203 A-B may have different shapes from each other.
- FIG. 3A shows an isometric view of a stacked semiconductor architecture 300 that includes a plurality of stacked semiconductor dies 303 on a base die 301 , a plurality of thermal spreaders 305 on the base die 301 , and a heat sink 307 , according to one embodiment.
- the stacked semiconductor dies 303 , the base die 301 , and the thermal spreaders 305 are not described in detail below in connection with FIG. 3A because similar components are described above in connection with FIGS. 1 and 2A-2C .
- the architecture 300 includes an arrangement of the plurality of stacked semiconductor dies 303 and the plurality of thermal spreaders 305 on the base die 301 that is similar to or the same as the arrangement of the plurality of stacked semiconductor dies 103 and the plurality of thermal spreaders 105 on the base die 101 that is shown and described above in connection with the architecture 100 of FIG. 1A .
- the architecture 300 includes an arrangement of the plurality of stacked semiconductor dies 303 and the plurality of thermal spreaders 305 on the base die 301 that comprises a thermal spreader 305 placed in a gap between two of the stacked semiconductor dies 303 .
- a heat sink 307 is in contact with one or more of the thermal spreaders 305 and the stacked semiconductor dies 303 to assist with thermal management, which can in turn assist with dissipation of heat from dies 301 , 303 , and the spreaders 305 to assist with improving power density.
- the thermal spreaders 305 provide a lateral thermally conductive path and a larger interface to the heat sink 307 .
- the thermal interface resistance from the dies 301 , 305 to the heat sink 307 is approximately 20% to 60% of the total thermal resistance (junction to ambient).
- the heat sink 307 can be formed from any suitable material known in the art of heat sinks.
- the heat sink 307 can include fins, as is shown in FIG. 3A .
- the heat sink 307 can include pin fins, straight fins, flared fins, any other type of fins known in the art of heat sinks, or any combination thereof.
- a thermal interface material (TIM) layer 309 is between: (i) the heat sink 307 ; and (ii) top sides of the stacked semiconductor dies 303 and the thermal spreaders 305 .
- the TIM layer 309 can be used to facilitate thermal conduction from a component (e.g., stacked semiconductor dies 303 , thermal spreaders 305 , etc.) to a secondary heat exchanger (e.g., a heat sink 307 , an ambient environment, other secondary heat exchangers, etc.).
- the TIM layer 309 can assist with minimizing interface thermal resistance.
- the TIM layer 309 can be formed from a material that exhibits high thermal conductivity. Such materials may include high thermal conductivity materials that become liquidous or near-liquidous at predetermined operating temperatures.
- the TIM layer 309 may be designed to flow and fill surface asperities enabling reductions in thermal resistance between (i) the heat sink 307 ; and (ii) the stacked semiconductor dies 303 and the thermal spreaders 305 .
- the materials used to make at the TIM layer 309 can be at least one of a metal based TIM, a polymer matrix TIM, thermal grease, or any other TIM-1 material layer known in the art.
- the TIM layer 309 can be a metallic alloy with a low melting point.
- the TIM layer 309 can be a solder thermal interface material (“STIM”), such as an indium solder TIM.
- the TIM layer 309 is a metal based alloy layer.
- the TIM layer 309 includes at least one of indium, tin, lead, silver, antimony, bismuth, zinc, cadmium, gold, copper, ruthenium, nickel, cobalt, chromium, iron, manganese, titanium, aluminum, hafnium, tantalum, tungsten, vanadium, molybdenum, palladium, platinum, or any combination thereof.
- the TIM layer 309 may include at least one of a polymeric thermal interface material (PTIM), an epoxy, a liquid phase sintering (LPS) paste, or a solder paste.
- the TIM layer 309 can include thermal grease, which allows for a very thin bond line and therefore a very small thermal resistance.
- the TIM layer 309 can include thermal glue, which also allows a very thin bond line and provides some mechanical strength to the bond after curing. Thermal glue allows thicker bond line than the thermal grease as it cures. In one embodiment, the TIM layer 309 can include a thermal gap filler, which allows thicker bond lines than the thermal grease as it cures while still allowing an easy disassembly thanks to limited adhesiveness. In one embodiment, the TIM layer 309 can include a thermal pad, which is mostly made of silicone or silicone-like material.
- a thermal pad can allow for thicker bond lines but will usually need higher force to press the heat sink on the heat source (i.e., the stacked semiconductor dies 303 , the base die 301 , and the thermal spreaders 305 , etc.) so that the thermal pad conform to the bonded surfaces.
- the TIM layer 309 can include a thermal adhesive, which is a thermal pad with adhesive properties.
- the TIM layer 309 can include a thermal tapes, which adhere to surfaces of components or materials, require no curing time and are easy to apply.
- the TIM layer 309 and the thermal spreaders 305 could assist with reducing or eliminating interface thermal resistance between dies 301 , 303 and the heat sink 307 .
- the thermal spreaders 305 and the TIM layer could assist with halving the interface thermal resistance between dies 301 , 303 and the heat sink 307 .
- Lowering the interface thermal resistance can assist with enabling higher thermal design power, which can assist with enabling higher performance and power density.
- the heat sink 307 can be coupled to the base die 301 via electrically conductive connections.
- electrically conductive connections include, but are not limited to, interconnect structures (e.g., bumps, microbumps, pillars, wire bonds, etc.).
- the heat sink 307 can assist with providing an electrical spreading function for the stacked semiconductor die architecture 300 .
- the heat sink 307 may also be patterned to include a set of inductors for power conversion (e.g., DC to DC conversion, etc.).
- FIG. 3B shows an isometric view of a stacked semiconductor architecture 350 that includes a plurality of stacked semiconductor dies 303 on a base die 301 , a plurality of thermal spreaders 305 on the base die 301 , and a heat sink 307 , according to one embodiment.
- the architecture 350 of FIG. 3B includes many of the same components as those described above in connection with the architecture 300 of FIG. 3A .
- the stacked semiconductor dies 303 , the base die 301 , and the thermal spreaders 305 are not described in detail below in connection with FIG. 3B because similar components are described above in connection with FIG. 3A .
- FIG. 3B shows only differences between the architecture 350 of FIG. 3B and the architecture 300 described above in connection with FIG. 3A are described below in connection with FIG. 3B .
- the architecture 350 of FIG. 3B relates to the arrangement of the dies 303 and the spreaders 305 .
- the architecture 300 has an arrangement of the stacked semiconductor dies 303 and the thermal spreaders 305 on the base die 301 that is similar to the arrangement described above in connection with FIG. 1A .
- the architecture 350 has an arrangement of the stacked semiconductor dies 303 and the thermal spreaders 305 on the base die 301 that is similar to the arrangement described above in connection with FIG. 1B .
- the architecture 350 includes an arrangement of the plurality of stacked semiconductor dies 303 and the plurality of thermal spreaders 305 on the base die 301 that is similar to or the same as the arrangement of the plurality of stacked semiconductor dies 103 and the plurality of thermal spreaders 105 on the base die 101 that is shown and described above in connection with the architecture 125 of FIG. 1B .
- the architecture 350 includes an arrangement of the plurality of stacked semiconductor dies 303 and the plurality of thermal spreaders 305 on the base die 301 that comprises a thermal spreader 305 placed in an area on the base die 301 that is adjacent to a group of the stacked semiconductor dies 303 .
- a stacked semiconductor architecture for a semiconductor package may comprise: a base die; a plurality of stacked semiconductor dies on the base die; and a plurality of thermal spreaders on the base die, the plurality of thermal spreaders disposed on the base die in: (i) one or more gaps between the plurality of stacked semiconductor dies; and/or (ii) in one or more areas on the base die that are adjacent to the plurality of stacked semiconductor dies.
- the dies discussed above in connection with FIGS. 3A-3B may have any suitable shape known in the art.
- the base die 301 may have any suitable shape known in the art.
- each of the stacked semiconductor dies 303 may have any suitable shape known in the art.
- two of more stacked semiconductor dies 303 in a group stacked semiconductor dies 303 may have different shapes from each other.
- FIG. 4A is a process flow illustration of a method 400 of building a stacked semiconductor architecture that includes a plurality of stacked semiconductor dies and a plurality of thermal spreaders on a base die, according to one embodiment.
- the method 400 begins at block 401 , where a plurality of stacked semiconductor dies are mounted on a base die.
- the plurality of stacked semiconductor dies are arranged on the base die in a way that provides gaps between the stacked semiconductor dies.
- the mounting of the stacked semiconductor dies on the dies is performed in accord with the descriptions provided above in connection with at least one of FIGS. 1A-3B .
- the method 400 also includes block 403 .
- a TIM layer e.g., thermally conductive tape, etc.
- TIM layers are described above in connection with at least FIG. 3A .
- the method 400 proceeds to block 405 .
- at least one thermal spreader is mounted on the base die in the gaps between the stacked semiconductor dies. More specifically, the thermal spreader(s) are mounted on the TIM layer in the gaps between the stacked semiconductor dies.
- the stacked semiconductor dies and the thermal spreaders are electrically coupled to the base die via electrical connections (e.g., interconnect structures, microbumps, bumps, pillars, etc.).
- electrical connections e.g., interconnect structures, microbumps, bumps, pillars, etc.
- the method 400 proceeds to block 409 .
- another TIM layer e.g., thermal glue, thermal grease, etc.
- a heat sink is attached to the exposed surfaces of the stacked semiconductor dies and/or the thermal spreader(s).
- the TIM layer on the exposed surfaces of the stacked semiconductor dies and/or the thermal spreader(s) assists with securing the heat sink to the stacked semiconductor dies and/or the thermal spreader(s).
- the method 400 can also include an optional step 413 .
- the heat sink is electrically coupled to the base die.
- These connections can be similar to or the same as the electrical connections 205 described above in connection with at least FIGS. 1-2F . Examples of such electrical connections can include, but are not limited to, wire bond interconnects.
- FIG. 4B is a process flow illustration of a method 450 of building a stacked semiconductor architecture that includes a plurality of stacked semiconductor dies and a plurality of thermal spreaders on a base die, according to one embodiment.
- the method 450 begins at block 451 , where a plurality of stacked semiconductor dies are mounted on a base die.
- the plurality of stacked semiconductor dies are arranged on the base die in a way that forms a group of the stacked semiconductor dies.
- the mounting of the stacked semiconductor dies on the dies is performed in accord with the descriptions provided above in connection with at least one of FIGS. 1A-3B .
- the method 450 also includes block 453 .
- a TIM layer (e.g., thermally conductive tape, etc.) can be applied to one or more areas of the base die that are adjacent to the group of stacked semiconductor dies. TIM layers are described above in connection with at least FIG. 3A .
- the method 450 proceeds to block 455 .
- at least one thermal spreader is mounted on the base die in one or more areas that are adjacent to the group of stacked semiconductor dies.
- the thermal spreader(s) are mounted on the TIM layer such that no thermal spreader is disposed between any two stacked semiconductor dies from the group of stacked semiconductor dies.
- the stacked semiconductor dies and the thermal spreaders are electrically coupled to the base die via electrical connections (e.g., interconnect structures, microbumps, bumps, pillars, etc.).
- the method 450 proceeds to block 459 .
- another TIM layer e.g., thermal glue, thermal grease, etc.
- a heat sink is attached to the exposed surfaces of the stacked semiconductor dies and/or the thermal spreader(s).
- the TIM layer on the exposed surfaces of the stacked semiconductor dies and/or the thermal spreader(s) assists with securing the heat sink to the stacked semiconductor dies and/or the thermal spreader(s).
- the method 450 can also include an optional step 453 .
- the heat sink is electrically coupled to the base die.
- These connections can be similar to or the same as the electrical connections 205 described above in connection with at least FIGS. 1-2F . Examples of such electrical connections can include, but are not limited to, wire bond interconnects.
- a stacked semiconductor architecture for a semiconductor package may comprise: a base die; a plurality of stacked semiconductor dies on the base die; and a plurality of thermal spreaders on the base die, the plurality of thermal spreaders disposed on the base die in: (i) one or more gaps between the plurality of stacked semiconductor dies; and/or (ii) in one or more areas on the base die that are adjacent to the plurality of stacked semiconductor dies.
- the dies discussed above in connection with FIGS. 4A-4B may have any suitable shape known in the art.
- the base die may have any suitable shape known in the art.
- each of the stacked semiconductor dies may have any suitable shape known in the art.
- two of more stacked semiconductor dies in a group stacked semiconductor dies may have different shapes from each other.
- FIG. 5 illustrates a schematic of computer system 500 according to an embodiment.
- the computer system 500 (also referred to as an electronic system 500 ) can include a semiconductor package that includes a stacked semiconductor die architecture in accord with any of the embodiments and their equivalents as set forth in this disclosure.
- the computer system 500 may be a mobile device, a netbook computer, a wireless smart phone, a desktop computer, a hand-held reader, a server system, a supercomputer, or a high-performance computing system.
- the electronic system 500 can be a computer system that includes a system bus 520 to electrically couple the various components of the electronic system 500 .
- the system bus 520 is a single bus or any combination of busses according to various embodiments.
- the electronic system 500 includes a voltage source 530 that provides power to the integrated circuit 510 .
- the voltage source 530 supplies current to the integrated circuit 510 through the system bus 520 .
- the integrated circuit 510 is electrically coupled to the system bus 520 and includes any circuit, or combination of circuits according to an embodiment.
- the integrated circuit 510 includes a processor 512 that can be of any type.
- the processor 512 may mean any type of circuit such as, but not limited to, a microprocessor, a microcontroller, a graphics processor, a digital signal processor, or another processor.
- the processor 512 includes, or is coupled with, a semiconductor package that includes a stacked semiconductor die architecture in accord with any of the embodiments and their equivalents, as described in the foregoing specification.
- SRAM embodiments are found in memory caches of the processor.
- the integrated circuit 510 includes a custom circuit or an application-specific integrated circuit (ASIC), such as a communications circuit 514 for use in wireless devices such as cellular telephones, smart phones, pagers, portable computers, two-way radios, and similar electronic systems, or a communications circuit for servers.
- ASIC application-specific integrated circuit
- the integrated circuit 510 includes on-die memory 516 such as static random-access memory (SRAM).
- the integrated circuit 510 includes embedded on-die memory 516 such as embedded dynamic random-access memory (eDRAM).
- the on-die memory 516 may be packaged with a process in accord with any of the embodiments and their equivalents, as described in the foregoing specification.
- the integrated circuit 510 is complemented with a subsequent integrated circuit 511 .
- Useful embodiments include a dual processor 513 and a dual communications circuit 515 and dual on-die memory 517 such as SRAM.
- the dual integrated circuit 510 includes embedded on-die memory 517 such as eDRAM.
- the electronic system 500 also includes an external memory 540 that in turn may include one or more memory elements suitable to the particular application, such as a main memory 542 in the form of RAM, one or more hard drives 544 , and/or one or more drives that handle removable media 546 , such as diskettes, compact disks (CDs), digital variable disks (DVDs), flash memory drives, and other removable media known in the art.
- the external memory 540 may also be embedded memory 548 such as the first die in a die stack, according to an embodiment.
- the electronic system 500 also includes a display device 550 and an audio output 560 .
- the electronic system 500 includes an input device such as a controller 570 that may be a keyboard, mouse, trackball, game controller, microphone, voice-recognition device, or any other input device that inputs information into the electronic system 500 .
- an input device 570 is a camera.
- an input device 570 is a digital sound recorder.
- an input device 570 is a camera and a digital sound recorder.
- At least one of the integrated circuits 510 or 511 can be implemented in a number of different embodiments, including a semiconductor package that includes a stacked semiconductor die architecture as described herein, an electronic system, a computer system, one or more methods of fabricating an integrated circuit, and one or more methods of fabricating an electronic assembly that includes a semiconductor package that includes a stacked semiconductor die architecture, according to any of the several disclosed embodiments as set forth herein in the various embodiments and their art-recognized equivalents.
- a foundation substrate may be included, as represented by the dashed line of FIG. 5 .
- Passive devices may also be included, as is also depicted in FIG. 5 .
- over refers to a relative position of one layer with respect to other layers.
- One layer “over” or “on” another layer or bonded “to” or in “contact” with another layer may be directly in contact with the other layer or may have one or more intervening layers.
- One layer “between” layers may be directly in contact with the layers or may have one or more intervening layers.
- processing sequences may be compatible with both wafer level packages (WLP), and integration with surface mount substrates such as LGA, QFN, and ceramic substrates.
- WLP wafer level packages
- surface mount substrates such as LGA, QFN, and ceramic substrates.
- Embodiments described herein include a stacked semiconductor architecture for a semiconductor package, comprising: a base die; a plurality of stacked semiconductor dies on the base die; and a plurality of thermal spreaders on the base die, the plurality of thermal spreaders disposed on the base die in one or more gaps between the plurality of stacked semiconductor dies or in one or more areas on the base die that are adjacent to the plurality of stacked semiconductor dies.
- Additional embodiments include a stacked semiconductor architecture for a semiconductor package, further comprising electrical connections between two or more of the base die, the plurality of stacked semiconductor dies, and the plurality of thermal spreaders.
- Additional embodiments include a stacked semiconductor architecture for a semiconductor package, further comprising a heat sink disposed on exposed surfaces of the plurality of stacked semiconductor dies and the plurality of thermal spreaders.
- Additional embodiments include a stacked semiconductor architecture for a semiconductor package, wherein at least one thermal interface material (TIM) layer is disposed between: (i) the heat sink; and (ii) the plurality of stacked semiconductor dies and the plurality of thermal spreaders.
- TIM thermal interface material
- Additional embodiments include a stacked semiconductor architecture for a semiconductor package, wherein the heat sink is electrically coupled to the base die.
- Additional embodiments include a stacked semiconductor architecture for a semiconductor package, wherein at least one of the thermal spreaders is formed from a metal or a metal alloy.
- Additional embodiments include a stacked semiconductor architecture for a semiconductor package, wherein at least one of the thermal spreaders includes a silicon semiconductor die.
- Additional embodiments include a stacked semiconductor architecture for a semiconductor package, wherein at least one of the thermal spreaders is formed from silicon (e.g., a silicon semiconductor die, etc.) with one or more metal layers formed thereon.
- silicon e.g., a silicon semiconductor die, etc.
- Additional embodiments include a stacked semiconductor architecture for a semiconductor package, wherein at least one of the thermal spreaders is formed from a plurality of interleaved layers comprising: (i) one or more dielectric layers; and (ii) one or more metal layers.
- Embodiments described herein include a method of forming a stacked semiconductor architecture for a semiconductor package, comprising: disposing a plurality of stacked semiconductor dies on a base die; disposing a plurality of thermal spreaders on the base die, the plurality of thermal spreaders arranged on the base die in one or more gaps between the plurality of stacked semiconductor dies or in one or more areas on the base die that are adjacent to the plurality of stacked semiconductor dies; and electrically coupling the base die to the plurality of stacked semiconductor dies and the plurality of thermal spreaders.
- Additional embodiments include a method, further comprising: applying a thermal interface material (TIM) layer on the base die in the one or more gaps or in the one or more areas on the base die that are adjacent to the plurality of stacked semiconductor dies prior to disposing the plurality of thermal spreaders on the base die.
- TIM thermal interface material
- Additional embodiments include a method, further comprising: applying a thermal interface material (TIM) layer on exposed surfaces of the plurality of stacked semiconductor dies and the plurality of thermal spreaders.
- TIM thermal interface material
- Additional embodiments include a method, further comprising: disposing a heat sink on exposed surfaces of the plurality of stacked semiconductor dies and exposed surfaces of the plurality of thermal spreaders.
- Additional embodiments include a method, further comprising: electrically coupling the heat sink to the base die.
- Additional embodiments include a method, wherein at least one of the thermal spreaders is formed from a metal or a metal alloy.
- Additional embodiments include a method, wherein at least one of the thermal spreaders includes a silicon semiconductor die.
- Additional embodiments include a method, wherein at least one of the thermal spreaders is formed from silicon (e.g., a silicon semiconductor die, etc.) with one or more metal layers formed thereon.
- silicon e.g., a silicon semiconductor die, etc.
- Additional embodiments include a method, wherein at least one of the thermal spreaders is formed from a plurality of interleaved layers comprising: (i) one or more dielectric layers and (ii) one or more metal layers.
- Embodiments described herein include a semiconductor package, comprising: a base die; a plurality of stacked semiconductor dies on the base die; a plurality of thermal spreaders on the base die, the plurality of thermal spreaders disposed in one or more gaps between the plurality of stacked semiconductor dies or in one or more areas on the base die that are adjacent to the plurality of stacked semiconductor dies.
- Additional embodiments include a semiconductor package, further comprising electrical connections between two or more of the base die, the plurality of stacked semiconductor dies, and the plurality of thermal spreaders.
- Additional embodiments include a semiconductor package, further comprising a heat sink disposed on exposed surfaces of the plurality of stacked semiconductor dies and exposed surfaces of the plurality of thermal spreaders.
- Additional embodiments include a semiconductor package, wherein a thermal interface material (TIM) layer is disposed between: (i) the heat sink; and (ii) the plurality of stacked semiconductor dies and the plurality of thermal spreaders.
- TIM thermal interface material
- Additional embodiments include a semiconductor package, wherein the heat sink is electrically coupled to the base die.
- Additional embodiments include a semiconductor package, wherein at least one of the thermal spreaders is formed from a metal or a metal alloy.
- Additional embodiments include a semiconductor package, wherein at least one of the thermal spreaders includes a silicon semiconductor die.
- Additional embodiments include a semiconductor package, wherein at least one of the thermal spreaders is formed from silicon (e.g., a silicon semiconductor die, etc.) with one or more metal layers formed thereon.
- silicon e.g., a silicon semiconductor die, etc.
- Additional embodiments include a semiconductor package, wherein at least one of the thermal spreaders is formed from a plurality of interleaved layers comprising: (i) one o more dielectric layers and (i) one or more metal layers.
- A, B, and/or C is intended encompass: (i) A alone; (ii) B alone; (iii) C alone; (iv) A and B together; (v) A and C together; (vi) B and C together; or (vii) A, B, and C together.
- phrase “A or B” will be understood to include the possibilities of “A” or “B” or “A and B.”
- phrase “A and B” will be understood to include the possibilities of “A” or “B” or “A and B.”
- phrase “A and/or B” will be understood to include the possibilities of “A” or “B” or “A and B.”
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Abstract
Description
- Embodiments described herein relate to stacked semiconductor die architectures for semiconductor packages. More specifically, embodiments described herein relate to stacked semiconductor die architectures that include semiconductor dies and thermal spreaders on a base die and techniques of forming such architectures.
- High performance computing applications, such as servers, are driving an increase in the power density required of stacked semiconductor die architectures. However, as power density increases, so does unwanted thermal energy. This unwanted thermal energy, therefore, can limit the power density of a stacked semiconductor die architecture to a level that is much lower than what the stacked semiconductor die architecture can produce.
- Embodiments described herein are illustrated by way of example and not limitation in the figures of the accompanying drawings, in which like references indicate similar features.
-
FIGS. 1A-1B are an isometric views of stacked semiconductor architectures that includes a plurality of stacked semiconductor dies and a plurality of thermal spreaders on a base die, according to one or more embodiments. -
FIGS. 2A-2F are cross-sectional side view illustrations of stacked semiconductor architectures that include a plurality of stacked semiconductor dies and a plurality of thermal spreaders on a base die, according to several embodiments. -
FIGS. 3A-3B are isometric views of stacked semiconductor architectures that includes a plurality of stacked semiconductor dies on a base die, a plurality of thermal spreaders on the base die, and a heat sink, according to one or more embodiments. -
FIGS. 4A-4B are process flow illustrations of methods of building a stacked semiconductor architecture that includes a plurality of stacked semiconductor dies and a plurality of thermal spreaders on a base die, according to one or more embodiments. -
FIG. 5 is an illustration of a schematic block diagram of a computer system that utilizes a semiconductor package having a stacked semiconductor architecture, according to an embodiment. - Embodiments described herein are directed to stacked semiconductor die architectures that include semiconductor dies and thermal spreaders on a base die and techniques of forming such architectures. Embodiments of the stacked semiconductor die architectures described herein may be included in or used to form semiconductor packages. In one embodiment, a plurality of semiconductor dies are stacked on a base die. The stacked semiconductor dies may be arranged on the base die in different ways (e.g., an arrangement that includes gaps between the stacked dies, an arrangement that requires the stacked dies to be in a group, etc.). The arrangement can be a ring arrangement, a mesh arrangement, or any other suitable arrangement. In one embodiment, one or more thermal spreaders are placed on the base die in the gaps between the stacked semiconductor dies. In one embodiment, one or more thermal spreaders are placed on one or more areas or regions of the base die that are adjacent to the stacked semiconductor dies. In a further embodiment, one or more thermal spreaders are placed on one or more areas or regions of the base die that are adjacent to a group of stacked semiconductor dies, where the group does not include any thermal spreader between any two of dies in the group. The thermal spreaders can be formed from a silicon semiconductor die or from copper, aluminum, steel, nickel, any other metal, a metal alloy, any other conductive material, or any combination thereof. The thermal spreaders can assist with thermal management of the semiconductor dies, which can assist with increasing the power density provided by stacked semiconductor die architecture. In a further embodiment, at least one of the thermal spreaders provides an electrical function for the stacked semiconductor die architecture. This electrical function can include, but is not limited to, minimizing detrimental changes in electrical impedance of signal paths in the architecture and voltage regulation via a plurality of inductors. In short, and in one embodiment, a stacked semiconductor die architecture includes: (i) at least one base die; (ii) a plurality of stacked semiconductor dies on the base die; and (iii) one or more thermal spreaders on the base die in one or more gaps between the plurality of stacked semiconductor dies or in one or more areas of the base die that are adjacent to the plurality of stacked semiconductor dies. In a further embodiment, the stacked semiconductor die architecture also includes a heat sink in contact with the thermal spreaders and/or the stacked semiconductor dies to assist with thermal management. The heat sink can also be in electrical contact with the base die. In this way, the heat spreader can assist with providing an electrical spreading function for the stacked semiconductor die architecture. The heat sink may also be patterned to include a set of inductors for power conversion (e.g. DC to DC conversion, etc.).
- Referring now to
FIG. 1A , one embodiment of a stacked semiconductor diearchitecture 100 is shown. Thearchitecture 100 includes a base die 101, multiple stacked semiconductor dies 103 on the base die 101, and multiplethermal spreaders 105 on the base die 101 ingaps 117 between the stacked semiconductor dies 103. The stacked semiconductor dies 103 in thearchitecture 100 may be arranged, withgaps 117 in between one or more of the stacked semiconductor dies 103, in a ring arrangement, a square arrangement, a rectangular arrangement, a polygonal arrangement, a mesh arrangement, or any other suitable arrangement. As used herein, a “stacked semiconductor die” and its variations refer to at least one semiconductor die that is mounted on a base die. In some embodiments, a stacked semiconductor die includes multiple semiconductor dies that are stacked on top of each other on a base die. For example, a stacked semiconductor die can include two or more dies stacked on each other, where the stack is on a base die. For some embodiments, a “stacked semiconductor die” can include a die block. Each die block can be a stacked die package or non-stacked die package. - In one embodiment, a surface area of the
base die 101 is larger than surface areas of thestacked dies 103 and thethermal spreaders 105. In one embodiment, thebase die 101, the multiple stacked dies 103, and the multiplethermal spreaders 105 are electrically coupled to each other through electrical communication pathways (e.g., electrical traces, etc.). The base die 101 can comprise a monolithic base die or a plurality of disaggregated base dies. - Although not shown in
FIG. 1A , thearchitecture 100 may include electrical connections between two or more of thethermal spreaders 105, the stacked semiconductor dies 103, and thebase die 101. These electrical connections include, but are not limited to, interconnect structures (e.g., bumps, microbumps, pillars, wire bonds, etc.). These electrical connections may be formed from suitable materials known in the art of semiconductor fabrication (e.g., copper, palladium, aluminum, steel, nickel, any other metal, a metal alloy, any other conductive material, or any combination thereof, etc.). - In one embodiment, the
thermal spreaders 105 can assist with thermal management of thebase die 101 and the multiple stackeddies 103. In this way, thethermal spreaders 105 can assist with heat dissipation from a semiconductor package that includes thestacked semiconductor architecture 100. In one embodiment, thethermal spreaders 105 can assist with providing low lateral AC and DC electrical impedance. In another embodiment, at least one of thethermal spreaders 105 is designed to provide a high inductance with a low resistance. For example, at least one of thethermal spreaders 105 can include integrated voltage regulators formed from inductors used in DC to DC conversion. Thethermal spreaders 105 can be formed from copper, or any other suitable metal or metal alloy capable of thermal management as is known in the art of semiconductor manufacturing and fabrication. Additional details about the compositions ofthermal spreaders 105 is described below in connection withFIGS. 2A-2C . - With regard now to
FIG. 1B , one embodiment of a stacked semiconductor diearchitecture 125 is shown. Thearchitecture 125 includes many of the same components as those described above in connection with thearchitecture 100 ofFIG. 1 . For brevity, these components are not described unless it is necessary for understanding thearchitecture 125 shown inFIG. 1B . Furthermore, only differences between thearchitecture 100 and thearchitecture 125 are described below in connection withFIG. 1B . - One difference between the
architecture 125 ofFIG. 1B and thearchitecture 100 that is described above in connection withFIG. 1A is that thearchitecture 125 has a different arrangement than the arrangement of thearchitecture 100. More specifically, thearchitecture 125 includes a base die 101 with multiple stacked semiconductor dies 103 on the base die 101. In the embodiment shown inFIG. 1B , the multiple stacked semiconductor dies 103 are clustered together to form agroup 127 of stacked semiconductor dies 103. As used herein, “a group of stacked semiconductor dies” and its variations includes one or more stacked semiconductor dies. Thegroup 127 of stacked semiconductor dies 103 may be arranged in a ring arrangement, a square arrangement, a rectangular arrangement, a polygonal arrangement, a mesh arrangement, or any other suitable arrangement. Furthermore, and for this embodiment, one or morethermal spreaders 105 are adjacent to thegroup 127 of stacked semiconductor dies 103. For a further embodiment, there are nothermal spreaders 105 between any two stacked semiconductor dies 103 in thegroup 127 of stacked semiconductor dies 103. - In the
architecture 125, one or morethermal spreaders 105 may be disposed on one, two, three, four, or any number of sides of the base die 101. For a first example, and as shown in FIG. 1B, multiplethermal spreaders 105 are on two sides of the base die 101 and positioned adjacently to thegroup 127 of stacked semiconductor dies 103. For a second example, one or morethermal spreaders 105 are on one side of the base die 101 and positioned adjacently to thegroup 127 of stacked semiconductor dies 103. For a third example, one or morethermal spreaders 105 are on three sides of the base die 101 and positioned adjacently to thegroup 127 of stacked semiconductor dies 103. For a fourth example, one or morethermal spreaders 105 are on four sides of the base die 101 and positioned adjacently to thegroup 127 of stacked semiconductor dies 103. It is to be appreciated that more than onethermal spreader 105 may be placed on a single side of the base die 101. - For a specific embodiment, the
thermal spreaders 105 surround thegroup 127 of stacked semiconductor dies 103. For a further embodiment, thethermal spreaders 105 surround thegroup 127 of stacked semiconductor dies 103 and there are nothermal spreaders 105 between any two stacked semiconductor dies 103 in thegroup 127 of stacked semiconductor dies 103. - In one embodiment of the
architecture 125 shown inFIG. 1B , a surface area of the base die 101 is larger than surface areas of the stacked dies 103 and thethermal spreaders 105. In one embodiment, the base die 101, thegroup 127 of the stacked dies 103, and the one or morethermal spreaders 105 are electrically coupled to each other through electrical communication pathways (e.g., electrical traces, etc.). The base die 101 can be a monolithic base die or a plurality of disaggregated base dies. - Although not shown in
FIG. 1B , thearchitecture 125 may include electrical connections between two or more of thethermal spreaders 105, thegroup 127 of the stacked semiconductor dies 103, and the base die 101. These electrical connections include, but are not limited to, interconnect structures (e.g., bumps, microbumps, pillars, wire bonds, etc.). These electrical connections may be formed from suitable materials known in the art of semiconductor fabrication (e.g., copper, palladium, aluminum, steel, nickel, any other metal, a metal alloy, any other conductive material, or any combination thereof, etc.). - It is to be appreciated that the arrangements described in connection with
FIGS. 1A-1B may be combined. That is, and for one embodiment, a stacked semiconductor architecture for a semiconductor package may comprise: a base die; a plurality of stacked semiconductor dies on the base die; and a plurality of thermal spreaders on the base die, the plurality of thermal spreaders disposed on the base die in: (i) one or more gaps between the plurality of stacked semiconductor dies; and/or (ii) in one or more areas on the base die that are adjacent to the plurality of stacked semiconductor dies. - Furthermore, the dies discussed above in connection with
FIGS. 1A-1B may have any suitable shape known in the art. For one example, the base die 101 may have any suitable shape known in the art. For another example, each of the stacked semiconductor dies 103 may have any suitable shape known in the art. For yet another example, two of more stacked semiconductor dies 103 in a group stacked semiconductor dies 103 may have different shapes from each other. -
FIGS. 2A-2F are cross-sectional side view illustrations of stackedsemiconductor architectures thermal spreaders base die 201, according to several embodiments. For brevity, the stacked semiconductor dies 203A-B, the base die 201, and theelectrical connections 205 are not described in detail below in connection withFIGS. 2A-2C because similar components are described above in connection with one or more ofFIGS. 1A-1B . - With regard now to
FIG. 2A , which illustrates astacked semiconductor architecture 200 that includes abase die 201, multiple stacked dies 203A-B, multiplethermal spreaders 201A-B, andelectrical connections 205 that couple thespreaders 201A-B and the stacked dies 203A-B to the base die 201. In one embodiment, each of thethermal spreaders 201A-B is formed from a suitable metal or metal alloy (e.g., copper, etc.). In one embodiment, at least one of thethermal spreaders 201A-B is a silicon semiconductor die. - With regard now to
FIG. 2B , which illustrates astacked semiconductor architecture 225 that includes abase die 201, multiple stacked dies 203A-B, multiplethermal spreaders 207A-B, andelectrical connections 205 that couple thespreaders 207A-B and the stacked dies 203A-B to the base die 201. In one embodiment, each of thethermal spreaders 207A-B is formed from silicon and metal. For example, each of thethermal spreaders 207A-B is formed from one of the silicon semiconductor die 201A-Bs and one ormore metal layers 211 on the respective one of the silicon semiconductor dies 201A-B. The metal layer(s) 211 can be formed from copper or any other suitable metal or metal alloy. In one embodiment, at least one of thethermal spreaders 207A-B is a silicon semiconductor die having one or more metal layers formed thereon. For example, at least one of thethermal spreaders 207A-B may be a silicon die with multiple thick metal (e.g., copper, etc.) layers formed thereon. For a specific example, the metal layers can have a z-height of approximately 35 μm. - Referring now to
FIG. 2C , which illustrates astacked semiconductor architecture 250 that includes abase die 201, multiple stacked dies 203A-B, multiplethermal spreaders 213A-B, andelectrical connections 205 that couple thespreaders 213A-B and the stacked dies 203A-B to the base die 201. In one embodiment, each of thethermal spreaders 213A-B is formed from multiple interleaved layers comprising: (i) one or moredielectric layers 209; and (ii) one or more metal layers 211. For example, each of thethermal spreaders 213A-B is formed from a firstdielectric layer 209, afirst metal layer 211 on thefirst dielectric layer 209, asecond dielectric layer 209 on thefirst metal layer 211, and asecond metal layer 211 on thesecond dielectric layer 209. The metal layers 211 can be formed from copper or any other suitable metal or metal alloy. Each of thedielectric layers 209 in thethermal spreaders 213A-B may be formed from any suitable dielectric material as is known in the art. Dielectric materials include, but are not limited to, one or more of the following: high-k dielectrics and low-k dielectrics, where k is the dielectric constant of a material. Examples of dielectrics are nanopourous silica, hydrogensilsesquioxanes (HSQ), teflon-AF (Polytetrafluoethylene or PTFE), silicon oxyflouride (FSG), etc. Dielectric materials may be silicon based. Dielectric material may also include, but are not limited to, one or more of silicon dioxide and silicon nitride. - With regard now to
FIG. 2D , which illustrates astacked semiconductor architecture 295 that includes abase die 201, multiple stacked dies 203A-B, multiplethermal spreaders 201A-B, andelectrical connections 205 that couple thespreaders 201A-B and the stacked dies 203A-B to the base die 201. In one embodiment, each of thethermal spreaders 201A-B is formed from a suitable metal or metal alloy (e.g., copper, etc.). In one embodiment, at least one of thethermal spreaders 201A-B is a silicon semiconductor die. - With regard now to
FIG. 2E , which illustrates astacked semiconductor architecture 297 that includes abase die 201, multiple stacked dies 203A-B, multiplethermal spreaders 207A-B, andelectrical connections 205 that couple thespreaders 207A-B and the stacked dies 203A-B to the base die 201. In one embodiment, each of thethermal spreaders 207A-B is formed from silicon and metal. For example, each of thethermal spreaders 207A-B is formed from one of the silicon semiconductor die 201A-Bs and one ormore metal layers 211 on the respective one of the silicon semiconductor dies 201A-B. The metal layer(s) 211 can be formed from copper or any other suitable metal or metal alloy. In one embodiment, at least one of thethermal spreaders 207A-B is a silicon semiconductor die having one or more metal layers formed thereon. For example, at least one of thethermal spreaders 207A-B may be a silicon die with multiple thick metal (e.g., copper, etc.) layers formed thereon. For a specific example, the metal layers can have a z-height of approximately 35 μm. - Referring now to
FIG. 2F , which illustrates astacked semiconductor architecture 299 that includes abase die 201, multiple stacked dies 203A-B, multiplethermal spreaders 213A-B, andelectrical connections 205 that couple thespreaders 213A-B and the stacked dies 203A-B to the base die 201. In one embodiment, each of thethermal spreaders 213A-B is formed from multiple interleaved layers comprising: (i) one or moredielectric layers 209; and (ii) one or more metal layers 211. For example, each of thethermal spreaders 213A-B is formed from a firstdielectric layer 209, afirst metal layer 211 on thefirst dielectric layer 209, asecond dielectric layer 209 on thefirst metal layer 211, and asecond metal layer 211 on thesecond dielectric layer 209. The metal layers 211 can be formed from copper or any other suitable metal or metal alloy. Each of thedielectric layers 209 in thethermal spreaders 213A-B may be formed from any suitable dielectric material as described above in connection withFIG. 2C . - In some embodiments of the stacked semiconductor die architectures shown in
FIGS. 2A-2F , top and/or bottom sides of the semiconductor dies 203A-B may be co planar with top and/or bottom sides of thethermal spreaders 201A-B, 207A-B, and 213A-B, respectively. Furthermore,electrical connections 205 may be formed from interconnect structures (e.g., bumps, microbumps, pillars, wire bonds, etc.) and used to couple the base die 201 to the semiconductor dies 203A-B and/or thethermal spreaders 201A-B, 207A-B, and 213A-B. - It is to be appreciated that the arrangements described in connection with
FIGS. 2A-2F may be combined. That is, and for one embodiment, a stacked semiconductor architecture for a semiconductor package may comprise: a base die; a plurality of stacked semiconductor dies on the base die; and a plurality of thermal spreaders on the base die, the plurality of thermal spreaders disposed on the base die in: (i) one or more gaps between the plurality of stacked semiconductor dies; and/or (ii) in one or more areas on the base die that are adjacent to the plurality of stacked semiconductor dies. - Furthermore, the dies discussed above in connection with
FIGS. 2A-2F may have any suitable shape known in the art. For one example, the base die 201 may have any suitable shape known in the art. For another example, each of the stacked semiconductor dies 203A-B may have any suitable shape known in the art. For yet another example, two of more stacked semiconductor dies 203A-B in a group stacked semiconductor dies 203A-B may have different shapes from each other. - Reference is now made to
FIG. 3A , which shows an isometric view of astacked semiconductor architecture 300 that includes a plurality of stacked semiconductor dies 303 on abase die 301, a plurality ofthermal spreaders 305 on the base die 301, and aheat sink 307, according to one embodiment. For brevity, the stacked semiconductor dies 303, the base die 301, and thethermal spreaders 305 are not described in detail below in connection withFIG. 3A because similar components are described above in connection withFIGS. 1 and 2A-2C . In one embodiment, thearchitecture 300 includes an arrangement of the plurality of stacked semiconductor dies 303 and the plurality ofthermal spreaders 305 on the base die 301 that is similar to or the same as the arrangement of the plurality of stacked semiconductor dies 103 and the plurality ofthermal spreaders 105 on the base die 101 that is shown and described above in connection with thearchitecture 100 ofFIG. 1A . For example, and as shown inFIG. 3A , thearchitecture 300 includes an arrangement of the plurality of stacked semiconductor dies 303 and the plurality ofthermal spreaders 305 on the base die 301 that comprises athermal spreader 305 placed in a gap between two of the stacked semiconductor dies 303. - As shown in
FIG. 3A , aheat sink 307 is in contact with one or more of thethermal spreaders 305 and the stacked semiconductor dies 303 to assist with thermal management, which can in turn assist with dissipation of heat from dies 301, 303, and thespreaders 305 to assist with improving power density. In one embodiment, thethermal spreaders 305 provide a lateral thermally conductive path and a larger interface to theheat sink 307. The thermal interface resistance from the dies 301, 305 to theheat sink 307 is approximately 20% to 60% of the total thermal resistance (junction to ambient). Theheat sink 307 can be formed from any suitable material known in the art of heat sinks. Examples of materials used for forming heat sinks include, but are not limited to, aluminum, copper, diamond, aluminum alloys, copper-tungsten alloys, silicon carbide, Dymalloy, E-material, and any other metal or metal alloy used in the art of heat sinks. Theheat sink 307 can include fins, as is shown inFIG. 3A . For example, theheat sink 307 can include pin fins, straight fins, flared fins, any other type of fins known in the art of heat sinks, or any combination thereof. - In one embodiment, a thermal interface material (TIM)
layer 309 is between: (i) theheat sink 307; and (ii) top sides of the stacked semiconductor dies 303 and thethermal spreaders 305. TheTIM layer 309 can be used to facilitate thermal conduction from a component (e.g., stacked semiconductor dies 303,thermal spreaders 305, etc.) to a secondary heat exchanger (e.g., aheat sink 307, an ambient environment, other secondary heat exchangers, etc.). TheTIM layer 309 can assist with minimizing interface thermal resistance. TheTIM layer 309 can be formed from a material that exhibits high thermal conductivity. Such materials may include high thermal conductivity materials that become liquidous or near-liquidous at predetermined operating temperatures. TheTIM layer 309 may be designed to flow and fill surface asperities enabling reductions in thermal resistance between (i) theheat sink 307; and (ii) the stacked semiconductor dies 303 and thethermal spreaders 305. The materials used to make at theTIM layer 309 can be at least one of a metal based TIM, a polymer matrix TIM, thermal grease, or any other TIM-1 material layer known in the art. TheTIM layer 309 can be a metallic alloy with a low melting point. TheTIM layer 309 can be a solder thermal interface material (“STIM”), such as an indium solder TIM. In one embodiment, theTIM layer 309 is a metal based alloy layer. For example, theTIM layer 309 includes at least one of indium, tin, lead, silver, antimony, bismuth, zinc, cadmium, gold, copper, ruthenium, nickel, cobalt, chromium, iron, manganese, titanium, aluminum, hafnium, tantalum, tungsten, vanadium, molybdenum, palladium, platinum, or any combination thereof. TheTIM layer 309 may include at least one of a polymeric thermal interface material (PTIM), an epoxy, a liquid phase sintering (LPS) paste, or a solder paste. In one embodiment, theTIM layer 309 can include thermal grease, which allows for a very thin bond line and therefore a very small thermal resistance. In one embodiment, theTIM layer 309 can include thermal glue, which also allows a very thin bond line and provides some mechanical strength to the bond after curing. Thermal glue allows thicker bond line than the thermal grease as it cures. In one embodiment, theTIM layer 309 can include a thermal gap filler, which allows thicker bond lines than the thermal grease as it cures while still allowing an easy disassembly thanks to limited adhesiveness. In one embodiment, theTIM layer 309 can include a thermal pad, which is mostly made of silicone or silicone-like material. A thermal pad can allow for thicker bond lines but will usually need higher force to press the heat sink on the heat source (i.e., the stacked semiconductor dies 303, the base die 301, and thethermal spreaders 305, etc.) so that the thermal pad conform to the bonded surfaces. In one embodiment, theTIM layer 309 can include a thermal adhesive, which is a thermal pad with adhesive properties. In one embodiment, theTIM layer 309 can include a thermal tapes, which adhere to surfaces of components or materials, require no curing time and are easy to apply. - In one embodiment, the
TIM layer 309 and thethermal spreaders 305 could assist with reducing or eliminating interface thermal resistance between dies 301, 303 and theheat sink 307. For example, thethermal spreaders 305 and the TIM layer could assist with halving the interface thermal resistance between dies 301, 303 and theheat sink 307. Lowering the interface thermal resistance can assist with enabling higher thermal design power, which can assist with enabling higher performance and power density. - In one embodiment, the
heat sink 307 can be coupled to the base die 301 via electrically conductive connections. Examples of such electrically conductive connections include, but are not limited to, interconnect structures (e.g., bumps, microbumps, pillars, wire bonds, etc.). Theheat sink 307 can assist with providing an electrical spreading function for the stackedsemiconductor die architecture 300. Theheat sink 307 may also be patterned to include a set of inductors for power conversion (e.g., DC to DC conversion, etc.). - With regard now to
FIG. 3B , which shows an isometric view of astacked semiconductor architecture 350 that includes a plurality of stacked semiconductor dies 303 on abase die 301, a plurality ofthermal spreaders 305 on the base die 301, and aheat sink 307, according to one embodiment. Thearchitecture 350 ofFIG. 3B includes many of the same components as those described above in connection with thearchitecture 300 ofFIG. 3A . For brevity, the stacked semiconductor dies 303, the base die 301, and thethermal spreaders 305 are not described in detail below in connection withFIG. 3B because similar components are described above in connection withFIG. 3A . Furthermore, only differences between thearchitecture 350 ofFIG. 3B and thearchitecture 300 described above in connection withFIG. 3A are described below in connection withFIG. 3B . - One difference between the
architecture 350 ofFIG. 3B and thearchitecture 300 described above in connection withFIG. 3A relates to the arrangement of the dies 303 and thespreaders 305. InFIG. 3A , thearchitecture 300 has an arrangement of the stacked semiconductor dies 303 and thethermal spreaders 305 on the base die 301 that is similar to the arrangement described above in connection withFIG. 1A . InFIG. 3B , thearchitecture 350 has an arrangement of the stacked semiconductor dies 303 and thethermal spreaders 305 on the base die 301 that is similar to the arrangement described above in connection withFIG. 1B . More specifically, thearchitecture 350 includes an arrangement of the plurality of stacked semiconductor dies 303 and the plurality ofthermal spreaders 305 on the base die 301 that is similar to or the same as the arrangement of the plurality of stacked semiconductor dies 103 and the plurality ofthermal spreaders 105 on the base die 101 that is shown and described above in connection with thearchitecture 125 ofFIG. 1B . For example, and as shown inFIG. 3B , thearchitecture 350 includes an arrangement of the plurality of stacked semiconductor dies 303 and the plurality ofthermal spreaders 305 on the base die 301 that comprises athermal spreader 305 placed in an area on the base die 301 that is adjacent to a group of the stacked semiconductor dies 303. - It is to be appreciated that the arrangements described in connection with
FIGS. 3A-3B may be combined. That is, and for one embodiment, a stacked semiconductor architecture for a semiconductor package may comprise: a base die; a plurality of stacked semiconductor dies on the base die; and a plurality of thermal spreaders on the base die, the plurality of thermal spreaders disposed on the base die in: (i) one or more gaps between the plurality of stacked semiconductor dies; and/or (ii) in one or more areas on the base die that are adjacent to the plurality of stacked semiconductor dies. - Furthermore, the dies discussed above in connection with
FIGS. 3A-3B may have any suitable shape known in the art. For one example, the base die 301 may have any suitable shape known in the art. For another example, each of the stacked semiconductor dies 303 may have any suitable shape known in the art. For yet another example, two of more stacked semiconductor dies 303 in a group stacked semiconductor dies 303 may have different shapes from each other. -
FIG. 4A is a process flow illustration of amethod 400 of building a stacked semiconductor architecture that includes a plurality of stacked semiconductor dies and a plurality of thermal spreaders on a base die, according to one embodiment. Themethod 400 begins atblock 401, where a plurality of stacked semiconductor dies are mounted on a base die. The plurality of stacked semiconductor dies are arranged on the base die in a way that provides gaps between the stacked semiconductor dies. In one embodiment, the mounting of the stacked semiconductor dies on the dies is performed in accord with the descriptions provided above in connection with at least one ofFIGS. 1A-3B . In one embodiment, themethod 400 also includesblock 403. Here, a TIM layer (e.g., thermally conductive tape, etc.) can be applied on the base die in the gaps between the stacked semiconductor dies. TIM layers are described above in connection with at leastFIG. 3A . - Next, the
method 400 proceeds to block 405. Here, at least one thermal spreader is mounted on the base die in the gaps between the stacked semiconductor dies. More specifically, the thermal spreader(s) are mounted on the TIM layer in the gaps between the stacked semiconductor dies. Atblock 407, the stacked semiconductor dies and the thermal spreaders are electrically coupled to the base die via electrical connections (e.g., interconnect structures, microbumps, bumps, pillars, etc.). Themethod 400 proceeds to block 409. At this point, another TIM layer (e.g., thermal glue, thermal grease, etc.) can be applied onto exposed surfaces of the stacked semiconductor dies and/or the thermal spreader(s). Atblock 411, a heat sink is attached to the exposed surfaces of the stacked semiconductor dies and/or the thermal spreader(s). For one embodiment, the TIM layer on the exposed surfaces of the stacked semiconductor dies and/or the thermal spreader(s) assists with securing the heat sink to the stacked semiconductor dies and/or the thermal spreader(s). - The
method 400 can also include anoptional step 413. Here, the heat sink is electrically coupled to the base die. These connections can be similar to or the same as theelectrical connections 205 described above in connection with at leastFIGS. 1-2F . Examples of such electrical connections can include, but are not limited to, wire bond interconnects. -
FIG. 4B is a process flow illustration of amethod 450 of building a stacked semiconductor architecture that includes a plurality of stacked semiconductor dies and a plurality of thermal spreaders on a base die, according to one embodiment. Themethod 450 begins atblock 451, where a plurality of stacked semiconductor dies are mounted on a base die. The plurality of stacked semiconductor dies are arranged on the base die in a way that forms a group of the stacked semiconductor dies. In one embodiment, the mounting of the stacked semiconductor dies on the dies is performed in accord with the descriptions provided above in connection with at least one ofFIGS. 1A-3B . In one embodiment, themethod 450 also includesblock 453. Here, a TIM layer (e.g., thermally conductive tape, etc.) can be applied to one or more areas of the base die that are adjacent to the group of stacked semiconductor dies. TIM layers are described above in connection with at leastFIG. 3A . - Next, the
method 450 proceeds to block 455. Here, at least one thermal spreader is mounted on the base die in one or more areas that are adjacent to the group of stacked semiconductor dies. For a specific embodiment, the thermal spreader(s) are mounted on the TIM layer such that no thermal spreader is disposed between any two stacked semiconductor dies from the group of stacked semiconductor dies. Atblock 457, the stacked semiconductor dies and the thermal spreaders are electrically coupled to the base die via electrical connections (e.g., interconnect structures, microbumps, bumps, pillars, etc.). Themethod 450 proceeds to block 459. At this point, another TIM layer (e.g., thermal glue, thermal grease, etc.) can be applied onto exposed surfaces of the stacked semiconductor dies and/or the thermal spreader(s). Atblock 451, a heat sink is attached to the exposed surfaces of the stacked semiconductor dies and/or the thermal spreader(s). For one embodiment, the TIM layer on the exposed surfaces of the stacked semiconductor dies and/or the thermal spreader(s) assists with securing the heat sink to the stacked semiconductor dies and/or the thermal spreader(s). - The
method 450 can also include anoptional step 453. Here, the heat sink is electrically coupled to the base die. These connections can be similar to or the same as theelectrical connections 205 described above in connection with at leastFIGS. 1-2F . Examples of such electrical connections can include, but are not limited to, wire bond interconnects. - It is to be appreciated that the arrangements described in connection with
FIGS. 4A-4B may be combined. That is, and for one embodiment, a stacked semiconductor architecture for a semiconductor package may comprise: a base die; a plurality of stacked semiconductor dies on the base die; and a plurality of thermal spreaders on the base die, the plurality of thermal spreaders disposed on the base die in: (i) one or more gaps between the plurality of stacked semiconductor dies; and/or (ii) in one or more areas on the base die that are adjacent to the plurality of stacked semiconductor dies. - Furthermore, the dies discussed above in connection with
FIGS. 4A-4B may have any suitable shape known in the art. For one example, the base die may have any suitable shape known in the art. For another example, each of the stacked semiconductor dies may have any suitable shape known in the art. For yet another example, two of more stacked semiconductor dies in a group stacked semiconductor dies may have different shapes from each other. -
FIG. 5 illustrates a schematic ofcomputer system 500 according to an embodiment. The computer system 500 (also referred to as an electronic system 500) can include a semiconductor package that includes a stacked semiconductor die architecture in accord with any of the embodiments and their equivalents as set forth in this disclosure. Thecomputer system 500 may be a mobile device, a netbook computer, a wireless smart phone, a desktop computer, a hand-held reader, a server system, a supercomputer, or a high-performance computing system. - The
electronic system 500 can be a computer system that includes asystem bus 520 to electrically couple the various components of theelectronic system 500. Thesystem bus 520 is a single bus or any combination of busses according to various embodiments. Theelectronic system 500 includes avoltage source 530 that provides power to theintegrated circuit 510. In one embodiment, thevoltage source 530 supplies current to theintegrated circuit 510 through thesystem bus 520. - The
integrated circuit 510 is electrically coupled to thesystem bus 520 and includes any circuit, or combination of circuits according to an embodiment. For an embodiment, theintegrated circuit 510 includes aprocessor 512 that can be of any type. As used herein, theprocessor 512 may mean any type of circuit such as, but not limited to, a microprocessor, a microcontroller, a graphics processor, a digital signal processor, or another processor. For an embodiment, theprocessor 512 includes, or is coupled with, a semiconductor package that includes a stacked semiconductor die architecture in accord with any of the embodiments and their equivalents, as described in the foregoing specification. For an embodiment, SRAM embodiments are found in memory caches of the processor. Other types of circuits that can be included in theintegrated circuit 510 are a custom circuit or an application-specific integrated circuit (ASIC), such as acommunications circuit 514 for use in wireless devices such as cellular telephones, smart phones, pagers, portable computers, two-way radios, and similar electronic systems, or a communications circuit for servers. For an embodiment, theintegrated circuit 510 includes on-die memory 516 such as static random-access memory (SRAM). For an embodiment, theintegrated circuit 510 includes embedded on-die memory 516 such as embedded dynamic random-access memory (eDRAM). In one embodiment, the on-die memory 516 may be packaged with a process in accord with any of the embodiments and their equivalents, as described in the foregoing specification. - For an embodiment, the
integrated circuit 510 is complemented with a subsequentintegrated circuit 511. Useful embodiments include adual processor 513 and adual communications circuit 515 and dual on-die memory 517 such as SRAM. For an embodiment, the dualintegrated circuit 510 includes embedded on-die memory 517 such as eDRAM. - For an embodiment, the
electronic system 500 also includes anexternal memory 540 that in turn may include one or more memory elements suitable to the particular application, such as amain memory 542 in the form of RAM, one or morehard drives 544, and/or one or more drives that handleremovable media 546, such as diskettes, compact disks (CDs), digital variable disks (DVDs), flash memory drives, and other removable media known in the art. Theexternal memory 540 may also be embeddedmemory 548 such as the first die in a die stack, according to an embodiment. - For an embodiment, the
electronic system 500 also includes adisplay device 550 and anaudio output 560. For an embodiment, theelectronic system 500 includes an input device such as acontroller 570 that may be a keyboard, mouse, trackball, game controller, microphone, voice-recognition device, or any other input device that inputs information into theelectronic system 500. For an embodiment, aninput device 570 is a camera. For an embodiment, aninput device 570 is a digital sound recorder. For an embodiment, aninput device 570 is a camera and a digital sound recorder. - At least one of the
integrated circuits FIG. 5 . Passive devices may also be included, as is also depicted inFIG. 5 . - It is to be appreciated that two or more of the embodiments described in the foregoing specification and figures may be combined. Reference throughout this specification to “one embodiment,” “an embodiment,” “another embodiment” and their variations means that a particular feature, structure, configuration, or characteristic described in connection with the embodiment is included in at least one embodiment. Thus, the appearances of the phrase “in one embodiment,” “in an embodiment,” “in another embodiment,” or their variations in various places throughout this specification are not necessarily referring to the same embodiment. Furthermore, the particular features, structures, configurations, or characteristics may be combined in any suitable manner in one or more embodiments.
- The terms “over,” “to,” “between,” “onto,” and “on” as used in the foregoing specification refer to a relative position of one layer with respect to other layers. One layer “over” or “on” another layer or bonded “to” or in “contact” with another layer may be directly in contact with the other layer or may have one or more intervening layers. One layer “between” layers may be directly in contact with the layers or may have one or more intervening layers.
- The description provided above in connection with one or more embodiments set forth in the foregoing specification may also be used for other types of IC packages and mixed logic-memory package stacks. In addition, the processing sequences may be compatible with both wafer level packages (WLP), and integration with surface mount substrates such as LGA, QFN, and ceramic substrates.
- In the foregoing specification, abstract, and/or Figures, numerous specific details are set forth, such as specific materials and processing operations, in order to provide a thorough understanding of embodiments described herein. It will, however, be evident that any of the embodiments described herein may be practiced without these specific details. In other instances, well-known features, such as the integrated circuitry of semi conductive dies, are not described in detail in order to not unnecessarily obscure embodiments described herein. Furthermore, it is to be understood that the various embodiments shown in the Figures and described in connection with the Figures are illustrative representations and are not necessarily drawn to scale. Thus, various modifications and/or changes may be made without departing form the broader spirit and scope of the embodiments described in connection with the foregoing specification, abstract, and/or Figures.
- Embodiments described herein include a stacked semiconductor architecture for a semiconductor package, comprising: a base die; a plurality of stacked semiconductor dies on the base die; and a plurality of thermal spreaders on the base die, the plurality of thermal spreaders disposed on the base die in one or more gaps between the plurality of stacked semiconductor dies or in one or more areas on the base die that are adjacent to the plurality of stacked semiconductor dies.
- Additional embodiments include a stacked semiconductor architecture for a semiconductor package, further comprising electrical connections between two or more of the base die, the plurality of stacked semiconductor dies, and the plurality of thermal spreaders.
- Additional embodiments include a stacked semiconductor architecture for a semiconductor package, further comprising a heat sink disposed on exposed surfaces of the plurality of stacked semiconductor dies and the plurality of thermal spreaders.
- Additional embodiments include a stacked semiconductor architecture for a semiconductor package, wherein at least one thermal interface material (TIM) layer is disposed between: (i) the heat sink; and (ii) the plurality of stacked semiconductor dies and the plurality of thermal spreaders.
- Additional embodiments include a stacked semiconductor architecture for a semiconductor package, wherein the heat sink is electrically coupled to the base die.
- Additional embodiments include a stacked semiconductor architecture for a semiconductor package, wherein at least one of the thermal spreaders is formed from a metal or a metal alloy.
- Additional embodiments include a stacked semiconductor architecture for a semiconductor package, wherein at least one of the thermal spreaders includes a silicon semiconductor die.
- Additional embodiments include a stacked semiconductor architecture for a semiconductor package, wherein at least one of the thermal spreaders is formed from silicon (e.g., a silicon semiconductor die, etc.) with one or more metal layers formed thereon.
- Additional embodiments include a stacked semiconductor architecture for a semiconductor package, wherein at least one of the thermal spreaders is formed from a plurality of interleaved layers comprising: (i) one or more dielectric layers; and (ii) one or more metal layers.
- Embodiments described herein include a method of forming a stacked semiconductor architecture for a semiconductor package, comprising: disposing a plurality of stacked semiconductor dies on a base die; disposing a plurality of thermal spreaders on the base die, the plurality of thermal spreaders arranged on the base die in one or more gaps between the plurality of stacked semiconductor dies or in one or more areas on the base die that are adjacent to the plurality of stacked semiconductor dies; and electrically coupling the base die to the plurality of stacked semiconductor dies and the plurality of thermal spreaders.
- Additional embodiments include a method, further comprising: applying a thermal interface material (TIM) layer on the base die in the one or more gaps or in the one or more areas on the base die that are adjacent to the plurality of stacked semiconductor dies prior to disposing the plurality of thermal spreaders on the base die.
- Additional embodiments include a method, further comprising: applying a thermal interface material (TIM) layer on exposed surfaces of the plurality of stacked semiconductor dies and the plurality of thermal spreaders.
- Additional embodiments include a method, further comprising: disposing a heat sink on exposed surfaces of the plurality of stacked semiconductor dies and exposed surfaces of the plurality of thermal spreaders.
- Additional embodiments include a method, further comprising: electrically coupling the heat sink to the base die.
- Additional embodiments include a method, wherein at least one of the thermal spreaders is formed from a metal or a metal alloy.
- Additional embodiments include a method, wherein at least one of the thermal spreaders includes a silicon semiconductor die.
- Additional embodiments include a method, wherein at least one of the thermal spreaders is formed from silicon (e.g., a silicon semiconductor die, etc.) with one or more metal layers formed thereon.
- Additional embodiments include a method, wherein at least one of the thermal spreaders is formed from a plurality of interleaved layers comprising: (i) one or more dielectric layers and (ii) one or more metal layers.
- Embodiments described herein include a semiconductor package, comprising: a base die; a plurality of stacked semiconductor dies on the base die; a plurality of thermal spreaders on the base die, the plurality of thermal spreaders disposed in one or more gaps between the plurality of stacked semiconductor dies or in one or more areas on the base die that are adjacent to the plurality of stacked semiconductor dies.
- Additional embodiments include a semiconductor package, further comprising electrical connections between two or more of the base die, the plurality of stacked semiconductor dies, and the plurality of thermal spreaders.
- Additional embodiments include a semiconductor package, further comprising a heat sink disposed on exposed surfaces of the plurality of stacked semiconductor dies and exposed surfaces of the plurality of thermal spreaders.
- Additional embodiments include a semiconductor package, wherein a thermal interface material (TIM) layer is disposed between: (i) the heat sink; and (ii) the plurality of stacked semiconductor dies and the plurality of thermal spreaders.
- Additional embodiments include a semiconductor package, wherein the heat sink is electrically coupled to the base die.
- Additional embodiments include a semiconductor package, wherein at least one of the thermal spreaders is formed from a metal or a metal alloy.
- Additional embodiments include a semiconductor package, wherein at least one of the thermal spreaders includes a silicon semiconductor die.
- Additional embodiments include a semiconductor package, wherein at least one of the thermal spreaders is formed from silicon (e.g., a silicon semiconductor die, etc.) with one or more metal layers formed thereon.
- Additional embodiments include a semiconductor package, wherein at least one of the thermal spreaders is formed from a plurality of interleaved layers comprising: (i) one o more dielectric layers and (i) one or more metal layers.
- In the description, drawings, and claims provided herein, the use of “at least one of A, B, and C”, “at least one of A, B, or C”, “one or more of A, B, or C”, or “one or more of A, B, and C” is intended encompass: (i) A alone; (ii) B alone; (iii) C alone; (iv) A and B together; (v) A and C together; (vi) B and C together; or (vii) A, B, and C together. Furthermore, the use of “A, B, and/or C” is intended encompass: (i) A alone; (ii) B alone; (iii) C alone; (iv) A and B together; (v) A and C together; (vi) B and C together; or (vii) A, B, and C together. It will be further understood by those within the art that virtually any disjunctive word and/or phrase presenting two or more alternative terms, whether in the description, claims, or drawings, should be understood to contemplate the possibilities of including one of the terms, either of the terms, or both terms. For a first example, the phrase “A or B” will be understood to include the possibilities of “A” or “B” or “A and B.” For a second example, the phrase “A and B” will be understood to include the possibilities of “A” or “B” or “A and B.” For a third example, the phrase “A and/or B” will be understood to include the possibilities of “A” or “B” or “A and B.”
- The terms used in the following claims should not be construed to limit any of the embodiments described in connection with the foregoing specification, abstract, and/or Figures to the specific embodiments set forth in the foregoing specification, abstract, Figures, and/or claims. Rather, the scope of the claims are to be construed in accordance with established doctrines of claim interpretation.
Claims (27)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/859,404 US10319700B1 (en) | 2017-12-30 | 2017-12-30 | Stacked semiconductor architecture including semiconductor dies and thermal spreaders on a base die |
DE102018129869.2A DE102018129869A1 (en) | 2017-12-30 | 2018-11-27 | Stacked semiconductor architectures include semiconductor dies and thermal distributors on a base die |
CN201811456414.XA CN110021569A (en) | 2017-12-30 | 2018-11-30 | Including the Stacket semiconductor framework of semiconductor element and radiator on substrate tube core |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/859,404 US10319700B1 (en) | 2017-12-30 | 2017-12-30 | Stacked semiconductor architecture including semiconductor dies and thermal spreaders on a base die |
Publications (2)
Publication Number | Publication Date |
---|---|
US10319700B1 US10319700B1 (en) | 2019-06-11 |
US20190206836A1 true US20190206836A1 (en) | 2019-07-04 |
Family
ID=66767725
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/859,404 Active 2038-01-09 US10319700B1 (en) | 2017-12-30 | 2017-12-30 | Stacked semiconductor architecture including semiconductor dies and thermal spreaders on a base die |
Country Status (3)
Country | Link |
---|---|
US (1) | US10319700B1 (en) |
CN (1) | CN110021569A (en) |
DE (1) | DE102018129869A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2023091430A1 (en) * | 2021-11-17 | 2023-05-25 | Adeia Semiconductor Bonding Technologies Inc. | Thermal bypass for stacked dies |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
BR112023020120A2 (en) * | 2021-04-01 | 2023-11-14 | Hughes Network Systems Llc | ACTIVE ELECTRONIC SCAN ARRANGEMENT |
WO2022213096A1 (en) * | 2021-04-01 | 2022-10-06 | Hughes Network Systems, Llc | Cavity resonance suppression using discrete thermal pedestals in active electronically scanned array |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9583415B2 (en) * | 2013-08-02 | 2017-02-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packages with thermal interface material on the sidewalls of stacked dies |
US9269694B2 (en) * | 2013-12-11 | 2016-02-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packages with thermal management features for reduced thermal crosstalk and methods of forming same |
-
2017
- 2017-12-30 US US15/859,404 patent/US10319700B1/en active Active
-
2018
- 2018-11-27 DE DE102018129869.2A patent/DE102018129869A1/en active Pending
- 2018-11-30 CN CN201811456414.XA patent/CN110021569A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2023091430A1 (en) * | 2021-11-17 | 2023-05-25 | Adeia Semiconductor Bonding Technologies Inc. | Thermal bypass for stacked dies |
Also Published As
Publication number | Publication date |
---|---|
DE102018129869A1 (en) | 2019-07-04 |
US10319700B1 (en) | 2019-06-11 |
CN110021569A (en) | 2019-07-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9806002B2 (en) | Multi-reference integrated heat spreader (IHS) solution | |
US10720406B2 (en) | Stacked semiconductor system having interposer of half-etched and molded sheet metal | |
US8526186B2 (en) | Electronic assembly including die on substrate with heat spreader having an open window on the die | |
US8115260B2 (en) | Wafer level stack die package | |
CN107210241B (en) | Power semiconductor device | |
TWI309549B (en) | Printed circuit board with improved thermal dissipating structure and electronic device with the same | |
US20080001279A1 (en) | Chip module for complete power train | |
US10319700B1 (en) | Stacked semiconductor architecture including semiconductor dies and thermal spreaders on a base die | |
US10643974B2 (en) | Electronic package with conductive pillars | |
TW201310603A (en) | Back-to-back stacked dies | |
US11562940B2 (en) | Integrated heat spreader comprising a silver and sintering silver layered structure | |
US9318474B2 (en) | Thermally enhanced wafer level fan-out POP package | |
US20230103784A1 (en) | Stacked semiconductor die architecture with multiple layers of disaggregation | |
US20230128903A1 (en) | Enhanced base die heat path using through-silicon vias | |
US9117786B2 (en) | Chip module, an insulation material and a method for fabricating a chip module | |
JP2012015225A (en) | Semiconductor device | |
US10201090B2 (en) | Fabrication method of circuit structure | |
US10644140B2 (en) | Integrated circuit die having back-end-of-line transistors | |
US20190239337A1 (en) | Power electronics module and a method of producing a power electronics module | |
US20200051956A1 (en) | Fine pitch z connections for flip chip memory architectures with interposer | |
US20170179000A1 (en) | Thermoelectric cooler having a solderless electrode | |
TW201635456A (en) | Electronic package and the manufacture thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: INTEL CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BURTON, EDWARD A.;REEL/FRAME:046946/0031 Effective date: 20180129 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: TAHOE RESEARCH, LTD., IRELAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTEL CORPORATION;REEL/FRAME:061175/0176 Effective date: 20220718 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |