US20190174630A1 - Burned-in Component Assembly - Google Patents

Burned-in Component Assembly Download PDF

Info

Publication number
US20190174630A1
US20190174630A1 US15/889,003 US201815889003A US2019174630A1 US 20190174630 A1 US20190174630 A1 US 20190174630A1 US 201815889003 A US201815889003 A US 201815889003A US 2019174630 A1 US2019174630 A1 US 2019174630A1
Authority
US
United States
Prior art keywords
components
adhesive
burned
compartments
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US15/889,003
Inventor
Joseph Charles Fjelstad
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
VNS Portfolio LLC
Original Assignee
VNS Portfolio LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from PCT/US2008/063123 external-priority patent/WO2008138011A1/en
Priority claimed from US12/170,426 external-priority patent/US8510935B2/en
Priority claimed from US13/081,384 external-priority patent/US20110182042A1/en
Application filed by VNS Portfolio LLC filed Critical VNS Portfolio LLC
Priority to US15/889,003 priority Critical patent/US20190174630A1/en
Publication of US20190174630A1 publication Critical patent/US20190174630A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/189Printed circuits structurally associated with non-printed electric components characterised by the use of a flexible or folded printed circuit
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B32LAYERED PRODUCTS
    • B32BLAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B37/00Methods or apparatus for laminating, e.g. by curing or by ultrasonic bonding
    • B32B37/14Methods or apparatus for laminating, e.g. by curing or by ultrasonic bonding characterised by the properties of the layers
    • B32B37/15Methods or apparatus for laminating, e.g. by curing or by ultrasonic bonding characterised by the properties of the layers with at least one layer being manufactured and immediately laminated before reaching its stable state, e.g. in which a layer is extruded and laminated while in semi-molten state
    • B32B37/153Methods or apparatus for laminating, e.g. by curing or by ultrasonic bonding characterised by the properties of the layers with at least one layer being manufactured and immediately laminated before reaching its stable state, e.g. in which a layer is extruded and laminated while in semi-molten state at least one layer is extruded and immediately laminated while in semi-molten state
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0655Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/22Secondary treatment of printed circuits
    • H05K3/28Applying non-metallic protective coatings
    • H05K3/284Applying non-metallic protective coatings for encapsulating mounted components
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B32LAYERED PRODUCTS
    • B32BLAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B2307/00Properties of the layers or laminate
    • B32B2307/20Properties of the layers or laminate having particular electrical or magnetic properties, e.g. piezoelectric
    • B32B2307/202Conductive
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B32LAYERED PRODUCTS
    • B32BLAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B2457/00Electrical equipment
    • B32B2457/08PCBs, i.e. printed circuit boards
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B32LAYERED PRODUCTS
    • B32BLAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B2519/00Labels, badges
    • B32B2519/02RFID tags
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B32LAYERED PRODUCTS
    • B32BLAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B37/00Methods or apparatus for laminating, e.g. by curing or by ultrasonic bonding
    • B32B37/12Methods or apparatus for laminating, e.g. by curing or by ultrasonic bonding characterised by using adhesives
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/2919Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199Material of the matrix
    • H01L2224/2929Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298Fillers
    • H01L2224/29299Base material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/83001Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • H01L2224/83191Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83385Shape, e.g. interlocking features
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00013Fully indexed content
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • H01L2924/0665Epoxy resin
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15151Shape the die mounting substrate comprising an aperture, e.g. for underfilling, outgassing, window type wire connections
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/15165Monolayer substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3025Electromagnetic shielding
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/06Thermal details
    • H05K2201/066Heatsink mounted on the surface of the PCB
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10719Land grid array [LGA]
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/01Tools for processing; Objects used during processing
    • H05K2203/0147Carriers and holders
    • H05K2203/0156Temporary polymeric carrier or foil, e.g. for processing or transferring
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/01Tools for processing; Objects used during processing
    • H05K2203/0147Carriers and holders
    • H05K2203/0173Template for holding a PCB having mounted components thereon
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/14Related to the order of processing steps
    • H05K2203/1461Applying or finishing the circuit pattern after another process, e.g. after filling of vias with conductive paste, after making printed resistors
    • H05K2203/1469Circuit made after mounting or encapsulation of the components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/007Manufacture or processing of a substrate for a printed circuit board supported by a temporary or sacrificial carrier

Definitions

  • the present invention relates to the field of solderless assembly of packaged components, sometimes known as an Occam process.
  • the present invention is an improvement on an Occam process generally described in U.S. Pat. No. 7,926,173, a grandparent of the present application, which is expressly incorporated by reference. That patent describes the process of placing components on a flexible substrate, adhering the components to the substrate with an insulating material, placing a component support fixture over the components to support them while processing the flexible substrate to provide electrical connections to the components.
  • the components support may be temporary or it may be removed.
  • component support fixture described in the aforementioned patent contains “compartments” of various sizes for different size components, there is no consideration of how to accommodate particular components that have ranges of sizes. If a component is too large in the vertical direction, for example, the component support fixture will not entirely fit over the component such that the support itself will not contact the flexible substrate it is intended to support during subsequent processing of the flexible substrate.
  • the invention comprises providing component-receiving compartments in the component support fixture of slightly larger dimensions than the largest dimension of the particular type of component.
  • Invention further provides adhesively bonding the component support fixture to the components using an applied adhesive.
  • the invention further provides a vent hole or aperture into the compartment whereby excess adhesive may be extruded through the vent hole or aperture in the case of oversized components.
  • the invention further provides that components be placed on an adhesive substrate, rather than being adhered to an otherwise non-adhesive substrate via a post-placement adhesive (insulating material). Suitable tooling holes may be employed in the adhesive substrate to better locate the placement of the components.
  • the component support fixture comprises a machined or molded lid for both housing in compartments the components and for adhesively supporting the adhesive layer on a machined surface for subsequent processing of the adhesive layer in an Occam process.
  • the substrate adhesive itself may be anisotropically conductive, such that a foil, adhered to the adhesive, may be patterned into conductive traces as provided by co-pending parent U.S. patent application Ser. No. 12/170,426 filed Jul. 9, 2008, which is hereby incorporated by reference.
  • FIG. 1 illustrates a first step in the process showing to components of two different vertical dimensions before their placement on an adhesive substrate.
  • FIG. 2 illustrates a further step in the process wherein adhesive is placed on top of the components after they have been placed on the adhesive substrate.
  • FIG. 3 illustrates a further step in the process wherein a component fixture having aligned compartments is arranged above the components with adhesive already placed on their top surfaces.
  • FIG. 4 illustrates a further step in the process where the component fixture has been pressed against the adhesive substrate and wherein excess adhesive has been extruded through a vent hole or aperture from the compartments.
  • FIG. 5 illustrates a further step of the process showing the removal of the adhesive substrate.
  • FIG. 6 illustrates a completed part after the removal of the adhesive substrate.
  • the adhesive substrate may be supported on a flat surface as is conventional, and may itself be a laminate of one or more layers of, for example metal foil 12 , see FIG. 2 , and an adhesive layer 10 .
  • the adhesive itself is preferably selected from a group consisting of low tack, pressure sensitive acrylic and thermal release films or tapes for hard substrate such as Nitto Denko material NWS-Y5V/NWS-TS322F
  • Each of the components which may have different vertical heights (and lengths and widths), are package integrated circuits having formed thereon electrical contacts 22 and 32 that will physically contact the adhesive substrate 10 . While illustrated in the figure as contacts spaced about the bottom surfaces of the components 20 and 30 , the contacts could be of the gullwing, J-leaded or other lead shape variety as illustrated in the aforementioned U.S. Pat. No. 7,926,173. See e.g. FIGS. 8 and 9 of US '173, and the gullwing components 802 .
  • the adhesive may be provided with tooling holes 14 that may be used to provide apertures for tools to better align the adhesive substrate and the tooling, not shown, that physically places the components 20 and 30 on the adhesive substrate 10 .
  • FIG. 2 the figure illustrates the components 20 and 30 after they are accurately placed on the adhesive substrate 10 .
  • a metal layer 12 may be applied to the adhesive substrate 10 .
  • this metal layer 12 may be patterned the form electrical traces to the contacts 22 and 32 of the components 20 and 30 as illustrated either in US '173, which shows connections through vias through the adhesive substrate or in co-pending application Ser. No.
  • the adhesive substrate 10 may itself comprise a laminate structure consisting of the adhesive substrate 10 and the metal foil 12 .
  • an adhesive is applied to the top surfaces of components 20 and 30 , resulting in a piled layer of adhesive 42 and 40 respectively. While the amount of the adhesive in a pile might be within defined ranges, as known in the art, the amount can vary from sample to sample. For this reason, both the vertical height of the components 20 and 30 and the amount of adhesive in piles 42 and 40 may vary within tolerance ranges.
  • a component support fixture 70 having compartments 50 and 52 is shown arranged above components 30 and 20 prior to the fixture being lowered into place.
  • each of the compartments 50 and 52 additionally has a vent hole or aperture 60 and 62 .
  • the purpose of a vent hole or aperture is to allow venting both of air and of excess adhesive from the respective compartments 50 and 52 as the component support fixture 70 is lowered into place about components 30 and 20 and is pressed into abutment (not shown) with the adhesive substrate 10 as illustrated in FIG. 4 .
  • the size of the compartments 50 and 52 is chosen such that they can accommodate components of all sizes in the both the vertical and horizontal ranges and allow space both above and to the sides of the components 30 and 20 within the compartment 50 and 52 .
  • the size is further chosen such that the pile of adhesive 40 or 42 is squeezed about the components 30 and 20 within the compartments 50 and 52 .
  • the vent hole or aperture provides for the extrusion of adhesive 40 and 42 through vent holes or apertures 60 and 62 , as the component support fixture 70 is pressed down until its bottom surface 72 is pressed into contact with the adhesive substrate 10 .
  • the figure shows the component support fixture 70 in place, contacting the adhesive layer 10 via its lower surface 72 .
  • the piles of adhesive 40 and 42 have been squeezed into the spaces 54 and 56 between the components 30 and 20 and the compartments 50 and 52 .
  • the adhesive could be allowed to be cured, at which time electrical contacts could be made according to the aforementioned co-pending applications to provide via connections to the contacts 32 , 22 , or traces by etching the metal foil 12 as provided in Ser. No. 12/170,426.
  • the adhesive 10 could be removed by for example chemical stripping or peeling it from the completed component support fixture/component, as shown in the figure.
  • the material could be a heat releasable material as mentioned earlier.
  • a layer 12 which could be the metal foil layer 12 as described above, but it also could be any other suitable layer that would support the adhesive layer during the previous processing steps.
  • a suitable layer could be any of various stable polymer films which could serve as a carrier for the adhesive including polyester, polyethelyne napthalate or polyimide.
  • the completed part is shown after the adhesive layer 10 has been removed.
  • This part may be used in subsequent manufacturing steps where the components 30 and 20 could be further processed using an Occam process or otherwise to provide electrical connections to other elements on a circuit board.
  • the adhesive 40 or 42 be chosen such that the component support fixture 70 might be removed entirely after such subsequent processing.
  • component support fixture 70 can be made of any material for the purpose sense if invites only temporary manufacturing support for the components 30 and 20 . If however component support fixture 70 is intended to be permanent, it could be made of a material that is insulating or conductive depending on the purpose for the support, and it further could be made out of a material having a high thermal conductivity, such as aluminum. Examples of materials in the latter category include epoxy glass laminates or molded thermoplastic materials such as PEEK.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)

Abstract

A component support fixture having a plurality of oversized compartments of the same size mounted on a top surface of an anisotropic adhesive film such that each of a plurality of burned-in components of different heights and widths are accommodated within a compartment. Patterned traces are formed on the bottom surface of the anisotropic film. The leads of the burned-in components are in electrically communication with those traces through the anisotropic film.

Description

  • This application is a non provisional of and claims the benefit of provisional application No. 61/381,399 filed Sep. 9, 2010; and is a continuation-in-part of U.S. application Ser. No. 13/081,384, filed Apr. 6, 2011, which is a divisional application of application Ser. No. 12/163,870, filed Jun. 27, 2008, now U.S. Pat. No. 7,926,173, which is a continuation-in-part and claims the benefit of PCT Application No. PCT/US08/63123 filed on May 8, 2008 which claimed priority to: “ELECTRONIC ASSEMBLY WITHOUT SOLDER,” U.S. Application No. 60/928,467, filed on May 8, 2007; “ELECTRONIC ASSEMBLY WITHOUT SOLDER AND METHODS FOR THEIR MANUFACTURE,” U.S. Application No. 60/932,200, filed on May 29, 2007; “SOLDERLESS FLEXIBLE ELECTRONIC ASSEMBLIES AND METHODS FOR THEIR MANUFACTURE,” U.S. Application No. 60/958,385, filed on Jul. 5, 2007; “ELECTRONIC ASSEMBLIES WITHOUT SOLDER AND METHODS FOR THEIR MANUFACTURE,” U.S. Application No. 60/959,148, filed on Jul. 10, 2007; “MASS ASSEMBLY OF ENCAPSULATED ELECTRONIC COMPONENTS TO A PRINTED CIRCUIT BOARD BY MEANS OF AN ADHESIVE LAYER HAVING EMBEDDED CONDUCTIVE JOINING MATERIALS,” U.S. Application No. 60/962,626, filed on Jul. 31, 2007; “SYSTEM FOR THE MANUFACTURE OF ELECTRONIC ASSEMBLIES WITHOUT SOLDER,” U.S. Application No. 60/963,822, filed on Aug. 6, 2007; “ELECTRONIC ASSEMBLIES WITHOUT SOLDER AND METHODS FOR THEIR MANUFACTURE,” U.S. Application No. 60/966,643, filed on Aug. 28, 2007; “MONOLITHIC MOLDED SOLDERLESS FLEXIBLE ELECTRONIC ASSEMBLIES AND METHODS FOR THEIR MANUFACTURE,” U.S. Application No. 61/038,564, filed on Mar. 21, 2008; and “THE OCCAM PROCESS SOLDERLESS ASSEMBLY AND INTERCONNECTION OF ELECTRONIC PACKAGES,” U.S. Application No. 61/039,059, filed on Mar. 24, 2008; all of which are hereby incorporated by reference.
  • This application further is a continuation-in-part of co-pending U.S. application Ser. No. 12/170,426 filed Jul. 9, 2008; which application claims the benefit of U.S. provisional application No. 60/959,148 filed Jul. 10, 2007 and U.S. provisional application No. 60/962,627, filed Jul. 31, 2007; all of which are hereby incorporated by reference in their entirety.
  • FIELD OF THE INVENTION
  • The present invention relates to the field of solderless assembly of packaged components, sometimes known as an Occam process.
  • BACKGROUND OF THE INVENTION
  • The present invention is an improvement on an Occam process generally described in U.S. Pat. No. 7,926,173, a grandparent of the present application, which is expressly incorporated by reference. That patent describes the process of placing components on a flexible substrate, adhering the components to the substrate with an insulating material, placing a component support fixture over the components to support them while processing the flexible substrate to provide electrical connections to the components. The components support may be temporary or it may be removed.
  • While the component support fixture described in the aforementioned patent contains “compartments” of various sizes for different size components, there is no consideration of how to accommodate particular components that have ranges of sizes. If a component is too large in the vertical direction, for example, the component support fixture will not entirely fit over the component such that the support itself will not contact the flexible substrate it is intended to support during subsequent processing of the flexible substrate.
  • SUMMARY OF THE INVENTION
  • The invention comprises providing component-receiving compartments in the component support fixture of slightly larger dimensions than the largest dimension of the particular type of component. Invention further provides adhesively bonding the component support fixture to the components using an applied adhesive. The invention further provides a vent hole or aperture into the compartment whereby excess adhesive may be extruded through the vent hole or aperture in the case of oversized components. The invention further provides that components be placed on an adhesive substrate, rather than being adhered to an otherwise non-adhesive substrate via a post-placement adhesive (insulating material). Suitable tooling holes may be employed in the adhesive substrate to better locate the placement of the components.
  • Another feature of the present invention is that the component support fixture comprises a machined or molded lid for both housing in compartments the components and for adhesively supporting the adhesive layer on a machined surface for subsequent processing of the adhesive layer in an Occam process.
  • Additionally, the substrate adhesive itself may be anisotropically conductive, such that a foil, adhered to the adhesive, may be patterned into conductive traces as provided by co-pending parent U.S. patent application Ser. No. 12/170,426 filed Jul. 9, 2008, which is hereby incorporated by reference.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 illustrates a first step in the process showing to components of two different vertical dimensions before their placement on an adhesive substrate.
  • FIG. 2 illustrates a further step in the process wherein adhesive is placed on top of the components after they have been placed on the adhesive substrate.
  • FIG. 3 illustrates a further step in the process wherein a component fixture having aligned compartments is arranged above the components with adhesive already placed on their top surfaces.
  • FIG. 4 illustrates a further step in the process where the component fixture has been pressed against the adhesive substrate and wherein excess adhesive has been extruded through a vent hole or aperture from the compartments.
  • FIG. 5 illustrates a further step of the process showing the removal of the adhesive substrate.
  • FIG. 6 illustrates a completed part after the removal of the adhesive substrate.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Referring to FIG. 1, a pair of components 20 and 30 of different vertical heights are shown floating above and adhesive substrate 10 prior to being placed upon the adhesive substrate 10. The adhesive substrate may be supported on a flat surface as is conventional, and may itself be a laminate of one or more layers of, for example metal foil 12, see FIG. 2, and an adhesive layer 10. The adhesive itself is preferably selected from a group consisting of low tack, pressure sensitive acrylic and thermal release films or tapes for hard substrate such as Nitto Denko material NWS-Y5V/NWS-TS322F
  • Each of the components, which may have different vertical heights (and lengths and widths), are package integrated circuits having formed thereon electrical contacts 22 and 32 that will physically contact the adhesive substrate 10. While illustrated in the figure as contacts spaced about the bottom surfaces of the components 20 and 30, the contacts could be of the gullwing, J-leaded or other lead shape variety as illustrated in the aforementioned U.S. Pat. No. 7,926,173. See e.g. FIGS. 8 and 9 of US '173, and the gullwing components 802.
  • The adhesive may be provided with tooling holes 14 that may be used to provide apertures for tools to better align the adhesive substrate and the tooling, not shown, that physically places the components 20 and 30 on the adhesive substrate 10.
  • Referring to FIG. 2, the figure illustrates the components 20 and 30 after they are accurately placed on the adhesive substrate 10. In this step, a metal layer 12 may be applied to the adhesive substrate 10. In subsequent processing, provided the surfaces of the carrier 70 are non conductive this metal layer 12 may be patterned the form electrical traces to the contacts 22 and 32 of the components 20 and 30 as illustrated either in US '173, which shows connections through vias through the adhesive substrate or in co-pending application Ser. No. 12/170,426 wherein the electrical connection is due to the adhesive itself being anisotropically conductive such as 3M 5363 an anisotropic conductive film which is comprised of a mixture of epoxy and acrylic resins and a curative in combination with conductive particles dispersed within the mixture so as to be conductive in the Z or vertical axis and insulating in the X and Y directions
  • Alternatively to applying the metal foil layer 12 in step two (FIG. 2), the adhesive substrate 10 may itself comprise a laminate structure consisting of the adhesive substrate 10 and the metal foil 12.
  • Again referring to FIG. 2, an adhesive is applied to the top surfaces of components 20 and 30, resulting in a piled layer of adhesive 42 and 40 respectively. While the amount of the adhesive in a pile might be within defined ranges, as known in the art, the amount can vary from sample to sample. For this reason, both the vertical height of the components 20 and 30 and the amount of adhesive in piles 42 and 40 may vary within tolerance ranges.
  • Referring to FIG. 3, a component support fixture 70 having compartments 50 and 52 is shown arranged above components 30 and 20 prior to the fixture being lowered into place. As illustrated in the figure, each of the compartments 50 and 52 additionally has a vent hole or aperture 60 and 62. The purpose of a vent hole or aperture is to allow venting both of air and of excess adhesive from the respective compartments 50 and 52 as the component support fixture 70 is lowered into place about components 30 and 20 and is pressed into abutment (not shown) with the adhesive substrate 10 as illustrated in FIG. 4.
  • As illustrated in FIG. 4, the size of the compartments 50 and 52 is chosen such that they can accommodate components of all sizes in the both the vertical and horizontal ranges and allow space both above and to the sides of the components 30 and 20 within the compartment 50 and 52. The size is further chosen such that the pile of adhesive 40 or 42 is squeezed about the components 30 and 20 within the compartments 50 and 52. When the size of the components versus the size of the compartments is such that there is insufficient space remaining within the compartments for the excess adhesive, the vent hole or aperture provides for the extrusion of adhesive 40 and 42 through vent holes or apertures 60 and 62, as the component support fixture 70 is pressed down until its bottom surface 72 is pressed into contact with the adhesive substrate 10.
  • Referring to FIG. 4, the figure shows the component support fixture 70 in place, contacting the adhesive layer 10 via its lower surface 72. As well, the piles of adhesive 40 and 42 have been squeezed into the spaces 54 and 56 between the components 30 and 20 and the compartments 50 and 52. At this point, the adhesive could be allowed to be cured, at which time electrical contacts could be made according to the aforementioned co-pending applications to provide via connections to the contacts 32, 22, or traces by etching the metal foil 12 as provided in Ser. No. 12/170,426.
  • Referring to FIG. 5, in an alternative embodiment, the adhesive 10 could be removed by for example chemical stripping or peeling it from the completed component support fixture/component, as shown in the figure. To facilitate removal the material could be a heat releasable material as mentioned earlier. This is preferentially accomplished by providing the adhesive with a layer 12, which could be the metal foil layer 12 as described above, but it also could be any other suitable layer that would support the adhesive layer during the previous processing steps. Such a suitable layer could be any of various stable polymer films which could serve as a carrier for the adhesive including polyester, polyethelyne napthalate or polyimide.
  • Referring to FIG. 6, the completed part is shown after the adhesive layer 10 has been removed. This part may be used in subsequent manufacturing steps where the components 30 and 20 could be further processed using an Occam process or otherwise to provide electrical connections to other elements on a circuit board. Also, it is intended that the adhesive 40 or 42 be chosen such that the component support fixture 70 might be removed entirely after such subsequent processing.
  • For this purpose, it is understood that the component support fixture 70 can be made of any material for the purpose sense if invites only temporary manufacturing support for the components 30 and 20. If however component support fixture 70 is intended to be permanent, it could be made of a material that is insulating or conductive depending on the purpose for the support, and it further could be made out of a material having a high thermal conductivity, such as aluminum. Examples of materials in the latter category include epoxy glass laminates or molded thermoplastic materials such as PEEK.
  • The description of the various embodiments above are not to be taken as a limitation on the scope of the invention. Variations of materials and structures and sequence of steps to achieve the overall objective of providing a component support fixture with vent holes or apertures either as a partial step in an Occam process, or as a completed structure in an Occam process, or other process, is within the scope of the present invention.

Claims (3)

1. An apparatus comprising;
an anisotropic adhesive film having a top surface and a bottom surface;
at least one patterned trace formed on said bottom surface;
a plurality of burned-in components of different heights and widths within a size range, each of said plurality of burned-in components further having a bottom side and at least one lead formed on said bottom side;
wherein each of said plurality of burned-in components is mounted on the top surface of said adhesive film; and
further wherein said at least one lead each of said plurality of burned-in components is in contact with said top surface; and
a component support fixture having a plurality of oversized compartments of the same size mounted on said top side of said adhesive film such that each of said plurality of burned-in components is accommodated within a compartment of said plurality of oversized compartments.
2. The apparatus of claim 1, wherein said burned-in components are covered on all sides but said bottom side with an insulating material.
3. The apparatus of claim 2, wherein each compartment has a vent hole.
US15/889,003 2007-05-08 2018-02-05 Burned-in Component Assembly Abandoned US20190174630A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/889,003 US20190174630A1 (en) 2007-05-08 2018-02-05 Burned-in Component Assembly

Applications Claiming Priority (16)

Application Number Priority Date Filing Date Title
US92846707P 2007-05-08 2007-05-08
US93220007P 2007-05-29 2007-05-29
US95838507P 2007-07-05 2007-07-05
US95914807P 2007-07-10 2007-07-10
US96262607P 2007-07-31 2007-07-31
US96262707P 2007-07-31 2007-07-31
US96382207P 2007-08-06 2007-08-06
US96664307P 2007-08-28 2007-08-28
US3856408P 2008-03-21 2008-03-21
US3905908P 2008-03-24 2008-03-24
PCT/US2008/063123 WO2008138011A1 (en) 2007-05-08 2008-05-08 Electronic assemblies without solder and methods for their manufacture
US12/170,426 US8510935B2 (en) 2007-07-10 2008-07-09 Electronic assemblies without solder and methods for their manufacture
US38139910P 2010-09-09 2010-09-09
US13/081,384 US20110182042A1 (en) 2007-07-05 2011-04-06 Electronic Assemblies without Solder and Methods for their Manufacture
US13/228,826 US9894771B2 (en) 2007-05-08 2011-09-09 Occam process for components having variations in part dimensions
US15/889,003 US20190174630A1 (en) 2007-05-08 2018-02-05 Burned-in Component Assembly

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US13/228,826 Continuation US9894771B2 (en) 2007-05-08 2011-09-09 Occam process for components having variations in part dimensions

Publications (1)

Publication Number Publication Date
US20190174630A1 true US20190174630A1 (en) 2019-06-06

Family

ID=45351394

Family Applications (2)

Application Number Title Priority Date Filing Date
US13/228,826 Active 2029-10-11 US9894771B2 (en) 2007-05-08 2011-09-09 Occam process for components having variations in part dimensions
US15/889,003 Abandoned US20190174630A1 (en) 2007-05-08 2018-02-05 Burned-in Component Assembly

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US13/228,826 Active 2029-10-11 US9894771B2 (en) 2007-05-08 2011-09-09 Occam process for components having variations in part dimensions

Country Status (1)

Country Link
US (2) US9894771B2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102595896B1 (en) * 2016-08-08 2023-10-30 삼성전자 주식회사 Printed Circuit Board, and semiconductor package having the same
EP3340752B1 (en) * 2016-12-22 2023-01-25 AT & S Austria Technologie & Systemtechnik Aktiengesellschaft Method using an air permeable temporary carrier tape for embedding component in component carrier
US20230129597A1 (en) * 2021-10-27 2023-04-27 Sch Power Tech Co., Ltd. Retaining Ring for Wafer Polishing

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5648136A (en) * 1995-07-11 1997-07-15 Minnesota Mining And Manufacturing Co. Component carrier tape
US20090008140A1 (en) * 2007-07-05 2009-01-08 Occam Portfolio Llc Electronic Assemblies Without Solder and Methods for their Manufacture

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4635356A (en) 1984-12-28 1987-01-13 Kabushiki Kaisha Toshiba Method of manufacturing a circuit module
JP3280394B2 (en) * 1990-04-05 2002-05-13 ロックヒード マーティン コーポレーション Electronic equipment
US5222305A (en) * 1992-03-26 1993-06-29 Hughes Aircraft Company Method for specifying and verifying positive graphics pattern positions relative to non-plated tooling holes patterns on the same substrate
US5734555A (en) 1994-03-30 1998-03-31 Intel Corporation Shared socket multi-chip module and/or piggyback pin grid array package
US6359335B1 (en) * 1994-05-19 2002-03-19 Tessera, Inc. Method of manufacturing a plurality of semiconductor packages and the resulting semiconductor package structures
KR100274333B1 (en) * 1996-01-19 2001-01-15 모기 쥰이찌 conductive layer adhesive anisotropic concuctive sheet and wiring board using such a sheet
TWI224722B (en) * 2000-05-19 2004-12-01 Asulab Sa Electronic device for generating and displaying an item of information
US20030221313A1 (en) 2001-01-26 2003-12-04 Gann Keith D. Method for making stacked integrated circuits (ICs) using prepackaged parts
US20030057544A1 (en) 2001-09-13 2003-03-27 Nathan Richard J. Integrated assembly protocol
US7510108B2 (en) * 2005-07-26 2009-03-31 Delphi Technologies, Inc. Method of making an electronic assembly
TWI263313B (en) 2005-08-15 2006-10-01 Phoenix Prec Technology Corp Stack structure of semiconductor component embedded in supporting board
US8510935B2 (en) * 2007-07-10 2013-08-20 Joseph C Fjelstad Electronic assemblies without solder and methods for their manufacture
US20090026656A1 (en) * 2007-07-23 2009-01-29 Bautista Jr Jesus Bajo Vented mold for encapsulating semiconductor components

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5648136A (en) * 1995-07-11 1997-07-15 Minnesota Mining And Manufacturing Co. Component carrier tape
US20090008140A1 (en) * 2007-07-05 2009-01-08 Occam Portfolio Llc Electronic Assemblies Without Solder and Methods for their Manufacture

Also Published As

Publication number Publication date
US9894771B2 (en) 2018-02-13
US20110315302A1 (en) 2011-12-29

Similar Documents

Publication Publication Date Title
US6458234B1 (en) Methods of fixturing a flexible substrate and a processing carrier and methods of processing a flexible substrate
US5564181A (en) Method of fabricating a laminated substrate assembly chips-first multichip module
TWI763666B (en) Connecting electronic components to substrates
US6522018B1 (en) Ball grid array chip packages having improved testing and stacking characteristics
KR101313391B1 (en) Stacked packaging improvements
US7456504B2 (en) Electronic component assemblies with electrically conductive bonds
JP6061937B2 (en) Microelectronic package having stacked microelectronic devices and method of manufacturing the same
US7791120B2 (en) Circuit device and manufacturing method thereof
US20120235699A1 (en) Test carrier
US20190174630A1 (en) Burned-in Component Assembly
US20070212813A1 (en) Perforated embedded plane package and method
JPH02129994A (en) Conductive circuit member and manufacture thereof
JP4551191B2 (en) Method for manufacturing inner panel and printed circuit board using reference X-ray identification
US20050106781A1 (en) Method of manufacturing semiconductor device, semiconductor device, circuit board, and electronic instrument
US7682878B2 (en) Encapsulation circuitry on a substrate
JP2010245107A (en) Semiconductor apparatus and method of manufacturing the same
US20180108644A1 (en) Methods of manufacturing semiconductor packages
JP2005303031A (en) Electronic circuit module, multilayer electronic circuit module and their manufacturing methods
US6707163B2 (en) Method of eliminating uncontrolled voids in sheet adhesive layer
US7417313B2 (en) Method for manufacturing an adhesive substrate with a die-cavity sidewall
JP3885169B2 (en) Semiconductor device manufacturing method
US9443830B1 (en) Printed circuits with embedded semiconductor dies
KR20110130604A (en) Integrated printed circuit board embedded with multiple component chip and manufacturing method thereof
US20240170301A1 (en) Packaging structure, packaging substrate, and manufacturing method of the packaging structure
CN101212864B (en) Inter-connecting structure between multi-layer base board and producing method

Legal Events

Date Code Title Description
STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION