US20170154905A1 - Thin film transistor and preparation method thereof, array substrate, and display panel - Google Patents

Thin film transistor and preparation method thereof, array substrate, and display panel Download PDF

Info

Publication number
US20170154905A1
US20170154905A1 US15/122,155 US201515122155A US2017154905A1 US 20170154905 A1 US20170154905 A1 US 20170154905A1 US 201515122155 A US201515122155 A US 201515122155A US 2017154905 A1 US2017154905 A1 US 2017154905A1
Authority
US
United States
Prior art keywords
layer
thin film
metal
gate electrode
drain electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US15/122,155
Inventor
Guangcai YUAN
Liangchen Yan
Xiaoguang Xu
Lei Wang
Junbiao PENG
Linfeng LAN
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
South China University of Technology SCUT
BOE Technology Group Co Ltd
Original Assignee
South China University of Technology SCUT
BOE Technology Group Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by South China University of Technology SCUT, BOE Technology Group Co Ltd filed Critical South China University of Technology SCUT
Assigned to BOE TECHNOLOGY GROUP CO., LTD., SOUTH CHINA UNIVERSITY OF TECHNOLOGY reassignment BOE TECHNOLOGY GROUP CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LAN, LINFENG, PENG, JUNBIAO, WANG, LEI, XU, Xiaoguang, YAN, Liangchen, YUAN, GUANGCAI
Publication of US20170154905A1 publication Critical patent/US20170154905A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/1288—Multistep manufacturing methods employing particular masking sequences or specially adapted masks, e.g. half-tone mask
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y30/00—Nanotechnology for materials or surface science, e.g. nanocomposites
    • C—CHEMISTRY; METALLURGY
    • C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09D—COATING COMPOSITIONS, e.g. PAINTS, VARNISHES OR LACQUERS; FILLING PASTES; CHEMICAL PAINT OR INK REMOVERS; INKS; CORRECTING FLUIDS; WOODSTAINS; PASTES OR SOLIDS FOR COLOURING OR PRINTING; USE OF MATERIALS THEREFOR
    • C09D11/00—Inks
    • C09D11/52—Electrically conductive inks
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/58—After-treatment
    • C23C14/5806—Thermal treatment
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/58—After-treatment
    • C23C14/5846—Reactive treatment
    • C23C14/5853—Oxidation
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/58—After-treatment
    • C23C14/5873—Removal of material
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/56—After-treatment
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C18/00—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
    • C23C18/02—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by thermal decomposition
    • C23C18/08—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by thermal decomposition characterised by the deposition of metallic material
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C30/00—Coating with metallic material characterised only by the composition of the metallic material, i.e. not characterised by the coating process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02118—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer carbon based polymeric organic or inorganic material, e.g. polyimides, poly cyclobutene or PVC
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
    • H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
    • H01L21/02178—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing aluminium, e.g. Al2O3
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
    • H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
    • H01L21/02183—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing tantalum, e.g. Ta2O5
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
    • H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
    • H01L21/02192—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing at least one rare earth metal element, e.g. oxides of lanthanides, scandium or yttrium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02565—Oxide semiconducting materials not being Group 12/16 materials, e.g. ternary compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/02631—Physical deposition at reduced pressure, e.g. MBE, sputtering, evaporation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/288—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/34—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/34—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
    • H01L21/44—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/38 - H01L21/428
    • H01L21/441—Deposition of conductive or insulating materials for electrodes
    • H01L21/443—Deposition of conductive or insulating materials for electrodes from a gas or vapour, e.g. condensation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/34—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
    • H01L21/44—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/38 - H01L21/428
    • H01L21/441—Deposition of conductive or insulating materials for electrodes
    • H01L21/445—Deposition of conductive or insulating materials for electrodes from a liquid, e.g. electrolytic deposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/34—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
    • H01L21/46—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428
    • H01L21/461—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/469—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After-treatment of these layers
    • H01L21/47—Organic layers, e.g. photoresist
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/34—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
    • H01L21/46—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428
    • H01L21/461—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/469—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After-treatment of these layers
    • H01L21/471—Inorganic layers
    • H01L21/473—Inorganic layers composed of oxides or glassy oxides or oxide based glass
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/34—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
    • H01L21/46—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428
    • H01L21/461—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/4763—Deposition of non-insulating, e.g. conductive -, resistive -, layers on insulating layers; After-treatment of these layers
    • H01L21/47635—After-treatment of these layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1248—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition or shape of the interlayer dielectric specially adapted to the circuit arrangement
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/107—Substrate region of field-effect devices
    • H01L29/1075—Substrate region of field-effect devices of field-effect transistors
    • H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725—Source or drain electrodes for field effect devices
    • H01L29/41733—Source or drain electrodes for field effect devices for thin film transistors with insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/45—Ohmic electrodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4908—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET for thin film semiconductor, e.g. gate of TFT
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66969—Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78603—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the insulating substrate or support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/06—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the coating material
    • C23C14/08—Oxides
    • C23C14/086—Oxides of zinc, germanium, cadmium, indium, tin, thallium or bismuth
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/06—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the coating material
    • C23C14/14—Metallic material, boron or silicon
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/22—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the process of coating
    • C23C14/223—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the process of coating specially adapted for coating particles
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/06—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of metallic material
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C18/00—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
    • C23C18/02—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by thermal decomposition
    • C23C18/12—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by thermal decomposition characterised by the deposition of inorganic material other than metallic material
    • C23C18/125—Process of deposition of the inorganic material
    • C23C18/1254—Sol or sol-gel processing
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C18/00—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
    • C23C18/02—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by thermal decomposition
    • C23C18/12—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by thermal decomposition characterised by the deposition of inorganic material other than metallic material
    • C23C18/125—Process of deposition of the inorganic material
    • C23C18/1258—Spray pyrolysis
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C18/00—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
    • C23C18/02—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by thermal decomposition
    • C23C18/12—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by thermal decomposition characterised by the deposition of inorganic material other than metallic material
    • C23C18/125—Process of deposition of the inorganic material
    • C23C18/1262—Process of deposition of the inorganic material involving particles, e.g. carbon nanotubes [CNT], flakes
    • C23C18/127—Preformed particles
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C20/00—Chemical coating by decomposition of either solid compounds or suspensions of the coating forming compounds, without leaving reaction products of surface material in the coating
    • C23C20/02—Coating with metallic material
    • C23C20/04—Coating with metallic material with metals

Definitions

  • This disclosure relates to the technical field of semiconductors, and particularly to a thin film transistor and the preparation method thereof, an array substrate, and a display panel.
  • Flat panel displays have become mainstream products in the market, and the types of flat panel displays are more and more, such as liquid crystal displays(LCDs), organic light-emitting diode (OLED) displays, plasma display panels (PDPs), field emission displays (FEDs), etc.
  • LCDs liquid crystal displays
  • OLED organic light-emitting diode
  • PDPs plasma display panels
  • FEDs field emission displays
  • the thin film transistor (TFT) back panel technology is also experiencing deep revolution.
  • MOTFTs metal oxide thin film transistors
  • MOTFTs because of the characteristics of high mobility (approximately 5 to 50 centimeter 2 /volt ⁇ second), simple manufacture process, relatively low cost, excellent large-area uniformity, etc., the MOTFT technology has attracted a large number of attentions since it brought out.
  • the structures mainly used in MOTFTs include a back channel etching structure and an etching barrier layer structure. Since the MOTFT of back channel etching structure has a relatively simple manufacture process which is the same as the conventional manufacture process of amorphous silicon and has relatively low equipment investment and production cost, it is considered to be the necessary development direction in which the large-scale mass production and wide utilization of MOTFTs are achieved.
  • a MOTFT of back channel etching structure after an active layer is generated, a metal layer is deposited on the active layer and is patterned into a source electrode and a drain electrode.
  • an etching barrier layer structure As for an etching barrier layer structure, after an active layer is generated, an etching barrier layer is first produced, and then a metal layer is deposited thereon and is patterned into a source electrode and a drain electrode.
  • the problem of the active layer being corroded i.e., damage of MOTFT back channel, will occur by using either dry etching or wet etching.
  • dry etching the active layer composed of metal oxide is prone to be damaged by ions, such that carrier traps are generated on the surface of exposed channels and the concentration of oxygen vacancies increases, resulting in poor device stability.
  • wet etching the active layer composed of metal oxide is relatively sensitive to most acidic etching solutions and is prone to be corroded in the process of etching, such that the device performance will be greatly affected.
  • An object of this disclosure is to provide a thin film transistor and the preparation method thereof, an array substrate, and a display panel, so as to solve the problem in the prior art that the active layer is prone to be corroded when a metal oxide thin film transistor is produced by using a back channel etching process.
  • An embodiment of this disclosure provides a preparation method of a thin film transistor, comprising:
  • a gate electrode metal thin film on a base substrate, and allowing the gate electrode metal thin film to form a gate electrode metal layer comprising a gate electrode by a patterning process;
  • a source and drain electrode metal thin film on the base substrate on which the above processes are finished, and allowing the source and drain electrode metal thin film to form a source and drain electrode metal layer comprising a source electrode and a drain electrode by a patterning process, wherein the source electrode and the drain electrode cover a part of the metal nanoparticle layer;
  • the metal nanoparticle layer as a protection layer of the active layer, the active layer can be protected when the source electrode and the drain electrode are etched, so as to prevent device badness caused by the corrosion of the active layer; and at the meanwhile, the metal nanoparticle layer has a good conductivity and good thermal stability, and the requirements for the preparation process of the metal oxide thin film transistor are relatively low, such that the preparation of the metal oxide thin film transistor by a simple process and a low cost is achieved.
  • the metal nanoparticle layer is prepared by using at least one material of gold nanoparticles, silver nanoparticles, platinum nanoparticles, beryllium nanoparticles, nickel nanoparticles, and cobalt nanoparticles.
  • the metal nanoparticle layer is prepared by using gold nanoparticles, silver nanoparticles, platinum nanoparticles, beryllium nanoparticles, nickel nanoparticles, cobalt nanoparticles, or the like, and the active layer can be protected when the source electrode and the drain electrode are subsequently etched, so as to prevent device badness caused by the corrosion of the active layer.
  • the preparation of the metal nanoparticle layer on the active layer specifically comprises:
  • preparing the metal nanoparticle layer on the active layer by using a physical vapor deposition, a chemical vapor deposition, a hydrothermal method, a sol-gel method, a spray pyrolysis method, or a hot wall method.
  • the metal nanoparticle layer is prepared in a thickness of 1 to 5 nanometers.
  • removing or oxidizing the part of the metal nanoparticle layer which is not covered by the source electrode and the drain electrode is performed by using oxygen plasma.
  • a glass substrate having a buffering layer is used as the base substrate.
  • a flexible substrate having a water-oxygen barrier layer is used as the base substrate, and polyethylene naphthalate, polyethylene terephthalate, a polyimide, or a metal foil is used as the material of the flexible substrate.
  • the gate electrode metal thin film is prepared by using a single film layer of any one of an aluminum thin film, a copper thin film, a molybdenum thin film, a titanium thin film, a silver thin film, a gold thin film, a tantalum thin film, a tungsten thin film, a chromium thin film, and an aluminum alloy thin film, or a composite film layer composed of at least two of the thin films, and the gate electrode metal thin film is prepared in a thickness of 100 to 2000 nanometers.
  • the gate electrode insulating layer is prepared by using a monolayer of a silicon oxide thin film, a silicon nitride thin film, an aluminum oxide thin film, a tantalum pentoxide thin film, or an ytterbium oxide thin film, or the gate electrode insulating layer is prepared by using a composite thin film composed of at least two monolayers of the thin films, and the gate electrode insulating layer is prepared in a thickness of 50 to 500 nanometers.
  • the active layer is prepared by using a metal oxide containing at least one of In, Zn, Ga, and Sn, and the active layer is prepared in a thickness of 10 to 200 nanometers.
  • the source and drain electrode metal thin film is prepared by using a single film layer of any one of an aluminum thin film, a copper thin film, a molybdenum thin film, and a titanium thin film, or a composite film layer composed of at least two or more of the thin films, and the source and drain electrode metal thin film is prepared in a thickness of 100 to 2000 nanometers.
  • the passivation layer may be a single film layer of any one of or a composite film layer composed of at least two or more of silicon oxide, silicon nitride, aluminum oxide, ytterbium oxide, polyimides, benzocyclobutene, or polymethyl methacrylate.
  • the passivation layer has a thickness of 50 to 2000 nanometers.
  • An embodiment of this disclosure provides a thin film transistor, comprising:
  • a gate electrode metal layer formed on the base substrate, wherein the gate electrode metal layer comprises a gate electrode
  • a source and drain electrode metal layer formed on the metal nanoparticle layer, wherein the source and drain electrode metal layer comprises a source electrode and a drain electrode;
  • An embodiment of this disclosure provides an array substrate, comprising the thin film transistor as provided by the above embodiment.
  • An embodiment of this disclosure provides a display panel, comprising the array substrate as provided by the above embodiment.
  • the embodiments of this disclosure have the advantageous effects as follows.
  • the active layer may be protected when the source electrode and the drain electrode are etched, so as to prevent device badness caused by the corrosion of the active layer; and at the meanwhile, the metal nanoparticle layer has a good conductivity and good thermal stability, and the requirements for the preparation process of the metal oxide thin film transistor are relatively low, such that the preparation of the metal oxide thin film transistor by a simple process and a low cost is achieved.
  • FIG. 1 is a flow chart of a preparation method of a metal oxide thin film transistor provided by an embodiment of this disclosure
  • FIG. 2 is a structural schematic diagram of the metal oxide thin film transistor in which the gate electrode is prepared in an embodiment of this disclosure
  • FIG. 3 is a structural schematic diagram of the metal oxide thin film transistor in which the gate electrode insulating layer is prepared in an embodiment of this disclosure
  • FIG. 4 is a structural schematic diagram of the metal oxide thin film transistor in which the active layer is prepared in an embodiment of this disclosure
  • FIG. 5 is a structural schematic diagram of the metal oxide thin film transistor in which the metal nanoparticle layer is prepared in an embodiment of this disclosure
  • FIG. 6 is a structural schematic diagram of the metal oxide thin film transistor in which the source and drain electrode metal thin film is prepared in an embodiment of this disclosure
  • FIG. 7 is a structural schematic diagram of the metal oxide thin film transistor in which the source electrode and the drain electrode are prepared in an embodiment of this disclosure
  • FIG. 8 is a structural schematic diagram of the metal oxide thin film transistor in which the metal nanoparticle layer not covered by the source electrode and the drain electrode is removed in an embodiment of this disclosure
  • FIG. 9 is a structural schematic diagram of the metal oxide thin film transistor in which the passivation layer is prepared in an embodiment of this disclosure.
  • an embodiment of this disclosure provides a preparation method of a thin film transistor, comprising:
  • a gate electrode metal thin film on a base substrate, and allowing the gate electrode metal thin film to form a gate electrode metal layer comprising a gate electrode by a patterning process.
  • a glass substrate having a buffering layer may be used as the base substrate, and a flexible substrate having a water-oxygen barrier layer may also be used as the base substrate, preferably, polyethylene naphthalate, polyethylene terephthalate, a polyimide, or a metal foil is used as the material of the flexible substrate.
  • a SiO 2 buffering layer or a Si 3 N 4 layer is used as the buffering layer on the glass substrate.
  • an Al 2 O 3 layer, a Si 3 N 4 layer, a SiCN layer, a SiO x layer, a SiON layer, and a stacked composite structure thereof may be used as the water-oxygen barrier layer.
  • the gate electrode metal thin film is prepared by using a single film layer of any one of an aluminum thin film, a copper thin film, a molybdenum thin film, a titanium thin film, a silver thin film, a gold thin film, a tantalum thin film, a tungsten thin film, a chromium thin film, and an aluminum alloy thin film, or a composite film layer composed of at least two of the thin films, and the gate electrode metal thin film is prepared in a thickness of 100 to 2000 nanometers.
  • the gate electrode insulating layer is prepared by using a monolayer of a silicon oxide thin film, a silicon nitride thin film, an aluminum oxide thin film, a tantalum pentoxide thin film, or an ytterbium oxide thin film, or the gate electrode insulating layer is prepared by using a composite thin film composed of at least two monolayers of the thin films, and the gate electrode insulating layer is prepared in a thickness of 50 to 500 nanometers.
  • the active layer is prepared by using a metal oxide containing at least one of In, Zn, Ga, and Sn, and the active layer is prepared in a thickness of 10 to 200 nanometers.
  • the metal nanoparticle layer may be deposited by using a process such as a physical vapor deposition, a chemical vapor deposition, a hydrothermal method, a sol-gel method, a spray pyrolysis method, a hot wall method, etc.
  • the metal nanoparticle layer is prepared by using at least one material of gold nanoparticles, silver nanoparticles, platinum nanoparticles, beryllium nanoparticles, nickel nanoparticles, and cobalt nanoparticles.
  • the metal nanoparticle layer is prepared in a thickness of 1 to 5 nanometers.
  • beryllium nanoparticles, nickel nanoparticles, and cobalt nanoparticles having lower cost may also be used for the metal nanoparticle layer.
  • the metal nanoparticle layer may further comprise a process of performing annealing treatment on the metal nanoparticle layer.
  • the active layer can be protected by the metal nanoparticle layer when the source electrode and the drain electrode are etched, so as to prevent device badness caused by the corrosion of the active layer.
  • a source and drain electrode metal thin film on the base substrate on which the above processes are finished, allowing the source and drain electrode metal thin film to form a source and drain electrode metal layer comprising a source electrode and a drain electrode by a patterning process, wherein the source electrode and the drain electrode cover a part of the metal nanoparticle layer.
  • the source and drain electrode metal thin film is prepared by using a single film layer of any one of an aluminum thin film, a copper thin film, a molybdenum thin film, and a titanium thin film, or a composite film layer composed of at least two of the thin films, and the source and drain electrode metal thin film is prepared in a thickness of 100 to 2000 nanometers.
  • removing or oxidizing the part of the metal nanoparticle layer which is not covered by the source electrode and the drain electrode is performed by using oxygen plasma.
  • the passivation layer is prepared by using a single film layer of any one of silicon oxide, silicon nitride, aluminum oxide, ytterbium oxide, polyimides, benzocyclobutene, and polymethyl methacrylate, or a composite film layer composed of at least two of silicon oxide, silicon nitride, aluminum oxide, ytterbium oxide, polyimides, benzocyclobutene, and polymethyl methacrylate, and the passivation layer is prepared in a thickness of 50 to 2000 nanometers.
  • a method for protecting the active layer by using an organic conductive thin film in a back channel etching process of a metal oxide thin film transistor is also provided in the prior art, but the conductivity of silicon or carbon in the organic conductive thin film is relatively poor, which may lead to bad contact of the active layer with the source electrode and the drain electrode, such that the metal oxide thin film transistor is instable; and at the meanwhile, the thermal stability of the organic conductive thin film is poor and will be decomposed in subsequent procedures, resulting in instable or bad metal oxide thin film transistors, and the decomposed organic conductive thin film may contaminate the preparation equipment.
  • the metal nanoparticle layer has a better thermal stability, is capable of protecting the active layer, enables the metal oxide thin film transistor thus prepared to be more stable, and will not contaminate the preparation equipment.
  • the embodiments of this disclosure have the advantageous effects as follows.
  • the metal nanoparticle layer as a protection layer of the active layer, the active layer can be protected when the source electrode and the drain electrode are etched, so as to prevent device badness caused by the corrosion of the active layer; and at the meanwhile, the metal nanoparticle layer has a good conductivity and is favorable to the achievement of good conductive contact with the source electrode and the drain electrode; the metal nanoparticle layer has a better thermal stability compared to the organic conductive thin film, and the requirements for the preparation process of the metal oxide thin film transistor are relatively low, such that the preparation of the metal oxide thin film transistor by a simple process and a low cost is achieved.
  • This embodiment of this disclosure provides a first particular preparation method of a metal oxide thin film transistor, comprising:
  • Step 1 depositing three layers of metal thin films of molybdenum/aluminum/molybdenum as a gate electrode metal thin film on a base substrate 1 by using a physical vapor deposition method, wherein the three layers of metal thin films of molybdenum/aluminum/molybdenum have thicknesses of 25/100/25 nanometers respectively, and allowing the gate electrode metal thin film to form a gate electrode 2 by a patterning process.
  • the base substrate 1 is an alkali-free glass substrate with a SiO 2 buffering layer having a thickness of 200 nanometers.
  • the schematic diagram after the gate electrode 2 is prepared on the base substrate 1 is shown in FIG. 2 .
  • Step 2 depositing a gate electrode insulating layer 3 by using a plasma enhanced chemical vapor deposition method, on the base substrate 1 on which the above step is finished.
  • the schematic diagram after the gate electrode insulating layer 3 is prepared is shown in FIG. 3 .
  • the gate electrode insulating layer 3 is formed by laminating 300-nanometer SiN x and 30-nanometer SiO 2 .
  • Step 3 depositing a metal oxide thin film on the gate electrode insulating layer 3 by using a physical vapor deposition method, and allowing the metal oxide thin film to form a pattern of an active layer 4 by a patterning process.
  • the metal oxide thin film is an indium zinc oxide (IZO) thin film, wherein the atomic ratio of indium to zinc is 1:1.
  • IZO indium zinc oxide
  • Step 4 depositing a gold nanoparticle layer having a thickness of 5 nanometers as a metal nanoparticle layer 5 on the active layer 4 by using a physical vapor deposition method.
  • the schematic diagram in which the metal nanoparticle layer 5 is prepared is shown in FIG. 5 .
  • the active layer 4 can be protected by the metal nanoparticle layer 5 when the source electrode 7 and the drain electrode 8 (as shown in FIG. 7 ) are subsequently etched, so as to prevent the badness of the metal oxide thin film transistor caused by the corrosion of the active layer 4 .
  • Step 4 it may further comprise a process of annealing the metal nanoparticle layer 5 in Step 4.
  • Step 5 depositing laminated layers of molybdenum/aluminum/molybdenum, which have thicknesses of 25/100/25 nanometers respectively, as a source and drain electrode metal thin film 6 on the base substrate 1 on which the above processes are finished, by using a physical vapor deposition method.
  • the schematic diagram in which the source and drain electrode metal thin film 6 is prepared is shown in FIG. 6 .
  • a mixed solution of 30% H 2 O 2 and 1% KOH is used as a wet etching solution for etching the source and drain electrode metal thin film 6 to form a source electrode 7 and a drain electrode 8 , wherein the source electrode 7 and the drain electrode 8 cover a part of the metal nanoparticle layer 5 .
  • the schematic diagram in which the source electrode 7 and the drain electrode 8 are prepared is shown in FIG. 7 .
  • Step 6 removing the part of the metal nanoparticle layer 5 which is not covered by the source electrode 7 and the drain electrode 8 by using oxygen plasma.
  • the schematic diagram after the part of the metal nanoparticle layer 5 not covered by the source electrode 7 and the drain electrode 8 is removed is shown in FIG. 8 .
  • Step 7 depositing 300-nanometer SiO 2 as a passivation layer 9 on the base substrate 1 on which the above processes are finished, by using a plasma enhanced chemical vapor deposition method, i.e., forming a passivation layer 9 on the source and drain electrode metal layer comprising the source electrode 7 and the drain electrode 8 .
  • a plasma enhanced chemical vapor deposition method i.e., forming a passivation layer 9 on the source and drain electrode metal layer comprising the source electrode 7 and the drain electrode 8 .
  • the schematic diagram in which the passivation layer 9 is prepared is shown in FIG. 9 .
  • the protection of the active layer 4 in the back channel etching process by using the metal nanoparticle layer 5 is more stable compared to the protection by an organic conductive thin film, and the metal nanoparticle layer 5 has a good conductivity, large surface roughness, and is very favorable to the achievement of good contact of the active layer 4 with the source electrode 7 and the drain electrode 8 .
  • This embodiment of this disclosure provides a second particular preparation method of a metal oxide thin film transistor, comprising:
  • Step 1 depositing a copper metal thin film as a gate electrode metal thin film on a base substrate 1 by using a physical vapor deposition method, wherein the copper metal thin film has a thickness of 500 nanometers, and allowing the gate electrode metal thin film to form a gate electrode 2 by a patterning process.
  • the base substrate 1 is a flexible substrate with a water-oxygen barrier layer of Al 2 O 3 having a thickness of 50 nanometers.
  • the schematic diagram after the gate electrode 2 is prepared on the base substrate 1 is shown in FIG. 2 .
  • Step 2 depositing a gate electrode insulating layer 3 by using a plasma enhanced chemical vapor deposition method, on the base substrate 1 on which the above step is finished.
  • the schematic diagram after the gate electrode insulating layer 3 is prepared is shown in FIG. 3 .
  • the gate electrode insulating layer 3 is formed by laminating 200-nanometer aluminum oxide and 100-nanometer ytterbium oxide.
  • Step 3 depositing a metal oxide thin film on the gate electrode insulating layer 3 by using a physical vapor deposition method, and allowing the metal oxide thin film to form a pattern of an active layer 4 by a patterning process.
  • the metal oxide thin film is an 80-nanometer indium gallium zinc oxide (IGZO) thin film, wherein the atomic ratio of indium, gallium, and zinc is 1:1:1.
  • IGZO indium gallium zinc oxide
  • Step 4 preparing a nickel nanoparticle layer having a thickness of 2 nanometers as a metal nanoparticle layer 5 on the active layer 4 , by using a spray pyrolysis method.
  • the schematic diagram in which the metal nanoparticle layer 5 is prepared is shown in FIG. 5 .
  • the active layer 4 can be protected by the metal nanoparticle layer 5 when the source electrode 7 and the drain electrode 8 (as shown in FIG. 7 ) are subsequently etched, so as to prevent the badness of the metal oxide thin film transistor caused by the corrosion of the active layer 4 .
  • Step 4 it may further comprise a process of annealing the metal nanoparticle layer 5 in Step 4.
  • Step 5 depositing a copper metal thin film having a thicknesses of 500 nanometers as a source and drain electrode metal thin film 6 on the base substrate 1 on which the above processes are finished, by using a physical vapor deposition method.
  • the schematic diagram in which the source and drain electrode metal thin film 6 is prepared is shown in FIG. 6 .
  • a mixed solution of H 2 O 2 and H 2 SO 4 is used as a wet etching solution for etching the source and drain electrode metal thin film 6 to form a source electrode 7 and a drain electrode 8 , wherein the source electrode 7 and the drain electrode 8 cover a part of the metal nanoparticle layer 5 .
  • the schematic diagram in which the source electrode 7 and the drain electrode 8 are prepared is shown in FIG. 7 .
  • Step 6 removing the part of the metal nanoparticle layer 5 which is not covered by the source electrode 7 and the drain electrode 8 by using oxygen plasma.
  • the schematic diagram after the part of the metal nanoparticle layer 5 not covered by the source electrode 7 and the drain electrode 8 is removed is shown in FIG. 8 .
  • Step 7 depositing 800-nanometer polyimide as a passivation layer 9 on the base substrate 1 on which the above processes are finished, by using a plasma enhanced chemical vapor deposition method, i.e., forming a passivation layer 9 on the source and drain electrode metal layer comprising the source electrode 7 and the drain electrode 8 .
  • a plasma enhanced chemical vapor deposition method i.e., forming a passivation layer 9 on the source and drain electrode metal layer comprising the source electrode 7 and the drain electrode 8 .
  • the schematic diagram in which the passivation layer 9 is prepared is shown in FIG. 9 .
  • the protection of the active layer 4 in the back channel etching process by using the metal nanoparticle layer 5 is more stable compared to the protection by an organic conductive thin film, and the metal nanoparticle layer has a good conductivity, a rough surface, and is very favorable to the achievement of good contact of the active layer 4 with the source electrode 7 and the drain electrode 8 .
  • This embodiment of this disclosure provides a third particular preparation method of a metal oxide thin film transistor, comprising:
  • Step 1 depositing an ITO thin film as a gate electrode metal thin film on a base substrate 1 by using a physical vapor deposition method, wherein the ITO thin film has a thickness of 200 nanometers, and allowing the gate electrode metal thin film to form a gate electrode 2 by a patterning process.
  • the base substrate 1 is a flexible substrate with a water-oxygen barrier layer of Si 3 N 4 having a thickness of 200 nanometers.
  • the schematic diagram after the gate electrode 2 is prepared on the base substrate 1 is shown in FIG. 2 .
  • Step 2 depositing a gate electrode insulating layer 3 by using a plasma enhanced chemical vapor deposition method on the base substrate 1 on which the above step is finished.
  • the schematic diagram after the gate electrode insulating layer 3 is prepared is shown in FIG. 3 .
  • the gate electrode insulating layer 3 is formed by laminating 100-nanometer silicon oxide, 90-nanometer tantalum pentoxide, and 20-nanometer silicon dioxide.
  • Step 3 depositing a metal oxide thin film on the gate electrode insulating layer 3 by using a physical vapor deposition method, and allowing the metal oxide thin film to form a pattern of an active layer 4 by a patterning process.
  • the metal oxide thin film is a 50-nanometer IZO thin film, wherein the atomic ratio of indium to zinc is 1:1.
  • the schematic diagram in which the active layer 4 is prepared is shown in FIG. 4 .
  • Step 4 preparing a silver nanoparticle layer having a thickness of 3 nanometers as a metal nanoparticle layer 5 on the active layer 4 by using a solution treatment method.
  • the schematic diagram in which the metal nanoparticle layer 5 is prepared is shown in FIG. 5 .
  • the active layer 4 can be protected by the metal nanoparticle layer 5 when the source electrode 7 and the drain electrode 8 (as shown in FIG. 7 ) are subsequently etched, so as to prevent the badness of the metal oxide thin film transistor caused by the corrosion of the active layer 4 .
  • Step 4 it may further comprise a process of annealing the metal nanoparticle layer 5 in Step 4.
  • Step 5 depositing a copper metal thin film, which is a monolayer molybdenum thin film and has a thicknesses of 200 nanometers, as a source and drain electrode metal thin film 6 on the base substrate 1 on which the above processes are finished, by using a physical vapor deposition method.
  • the schematic diagram in which the source and drain electrode metal thin film 6 is prepared is shown in FIG. 6 .
  • a mixed solution of H 2 O 2 and H 2 SO 4 is used as a wet etching solution for etching the source and drain electrode metal thin film 6 to form a source electrode 7 and a drain electrode 8 , wherein the source electrode 7 and the drain electrode 8 cover a part of the metal nanoparticle layer 5 .
  • the schematic diagram in which the source electrode 7 and the drain electrode 8 are prepared is shown in FIG. 7 .
  • Step 6 removing the part of the metal nanoparticle layer 5 which is not covered by the source electrode 7 and the drain electrode 8 by using oxygen plasma.
  • the schematic diagram after the part of the metal nanoparticle layer 5 not covered by the source electrode 7 and the drain electrode 8 is removed is shown in FIG. 8 .
  • Step 7 depositing 300-nanometer SiO 2 as a passivation layer 9 on the base substrate 1 on which the above processes are finished, by using a plasma enhanced chemical vapor deposition method, i.e., forming a passivation layer 9 on the source and drain electrode metal layer comprising the source electrode 7 and the drain electrode 8 .
  • a plasma enhanced chemical vapor deposition method i.e., forming a passivation layer 9 on the source and drain electrode metal layer comprising the source electrode 7 and the drain electrode 8 .
  • the schematic diagram in which the passivation layer 9 is prepared is shown in FIG. 9 .
  • the protection of the active layer 4 in the back channel etching process by using the metal nanoparticle layer 5 is more stable compared to the protection by an organic conductive thin film, and the metal nanoparticle layer has a good conductivity, a rough surface, and is very favorable to the achievement of good contact of the active layer 4 with the source electrode 7 and the drain electrode 8 .
  • the above embodiments 1 to 3 are merely a part of specific embodiments provided to illustrate this disclosure, and this disclosure is not limited thereto.
  • the prepared metal oxide thin film transistors may be used in liquid crystal displays and active matrix organic light-emitting diode displays. Thicknesses of thin films, constituent materials, proportioning ratios, etc., involved in each step in embodiments 1 to 3 may be adjusted according to practical requirements.
  • one embodiment of this disclosure further provides a thin film transistor, which is a metal oxide thin film transistor, comprising:
  • a gate electrode metal layer formed on the base substrate 1 , wherein the gate electrode metal layer comprises a gate electrode 2 ;
  • a source and drain electrode metal layer formed on the metal nanoparticle layer 5 , wherein the source and drain electrode metal layer comprises a source electrode 7 and a drain electrode 8 ;
  • the part indicated by the dashed frame 10 is the removed part of metal nanoparticle layer 5 , which is removed after the source electrode 7 and the drain electrode 8 are formed.
  • This part of the metal nanoparticle layer 5 which should be removed, can protect the active layer 4 when the source electrode 7 and the drain electrode 8 are prepared.
  • the metal nanoparticle layer 5 comprises at least one material of gold nanoparticles, silver nanoparticles, platinum nanoparticles, beryllium nanoparticles, nickel nanoparticles, and cobalt nanoparticles.
  • the metal nanoparticle layer 5 has a thickness of 1 to 5 nanometers.
  • the base substrate 1 is a glass substrate having a buffering layer.
  • the base substrate 1 is a flexible substrate having a water-oxygen barrier layer, and the material of the flexible substrate is polyethylene naphthalate, polyethylene terephthalate, a polyimide, or a metal foil.
  • the gate electrode metal layer is a single film layer of any one of an aluminum thin film, a copper thin film, a molybdenum thin film, a titanium thin film, a silver thin film, a gold thin film, a tantalum thin film, a tungsten thin film, a chromium thin film, and an aluminum alloy thin film, or a composite film layer composed of at least two of the thin films, and the gate electrode metal layer has a thickness of 100 to 2000 nanometers. It is to be indicated that the material and the thickness of the gate electrode metal layer herein are those of the gate electrode metal thin film in the preparation method.
  • the gate electrode insulating layer 3 is a monolayer of a silicon oxide thin film, a silicon nitride thin film, an aluminum oxide thin film, a tantalum pentoxide thin film, or an ytterbium oxide thin film, or the gate electrode insulating layer 3 is a composite thin film composed of at least two monolayers of the thin films, and the gate electrode insulating layer 3 has a thickness of 50 to 500 nanometer.
  • the active layer 4 contains a metal oxide of at least one of In, Zn, Ga, and Sn, the active layer 4 has a thickness of 10 to 200 nanometers.
  • the source and drain electrode metal layer is a single film layer of any one of an aluminum thin film, a copper thin film, a molybdenum thin film, and a titanium thin film, or a composite film layer composed of at least two of the thin films, the source and drain electrode metal layer has a thickness of 100 to 2000 nanometers. It is to be indicated that the material and the thickness of the source and drain electrode metal layer herein are those of the source and drain electrode metal thin film in the preparation method.
  • the passivation layer 9 may be a single film layer of any one of silicon oxide, silicon nitride, aluminum oxide, ytterbium oxide, polyimides, benzocyclobutene, and polymethyl methacrylate, or a composite film layer composed of at least two of silicon oxide, silicon nitride, aluminum oxide, ytterbium oxide, polyimides, benzocyclobutene, and polymethyl methacrylate.
  • the passivation layer 9 has a thickness of 50 to 2000 nanometers.
  • the embodiment of this disclosure has the advantageous effects as follows.
  • the metal nanoparticle layer as a protection layer of the active layer, the active layer can be protected when the source electrode and the drain electrode are etched, so as to prevent device badness caused by the corrosion of the active layer; and at the meanwhile, the metal nanoparticle layer has a good conductivity and good thermal stability, and the requirements for the preparation process of the metal oxide thin film transistor are relatively low, such that the preparation of the metal oxide thin film transistor by a simple process and a low cost is achieved.
  • one embodiment of this disclosure further provides an array substrate, comprising the thin film transistor as provided by the above embodiment.
  • the metal oxide thin film transistor uses the metal nanoparticle layer as a protection layer of the active layer, and the active layer can be protected when the source electrode and the drain electrode are etched, so as to prevent device badness caused by the corrosion of the active layer; and at the meanwhile, the metal nanoparticle layer has a good conductivity and good thermal stability, and the requirements for the preparation process of the metal oxide thin film transistor are relatively low, such that the preparation of the metal oxide thin film transistor by a simple process and a low cost is achieved.
  • one embodiment of this disclosure provides a display panel, comprising the array substrate as provided by the above embodiment.
  • the metal oxide thin film transistor uses the metal nanoparticle layer as a protection layer of the active layer, and the active layer can be protected when the source electrode and the drain electrode are etched, so as to prevent device badness caused by the corrosion of the active layer; and at the meanwhile, the metal nanoparticle layer has a good conductivity and good thermal stability, and the requirements for the preparation process of the metal oxide thin film transistor are relatively low, such that the preparation of the metal oxide thin film transistor by a simple process and a low cost is achieved.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Chemical & Material Sciences (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Materials Engineering (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Organic Chemistry (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • General Chemical & Material Sciences (AREA)
  • Thermal Sciences (AREA)
  • Nanotechnology (AREA)
  • Plasma & Fusion (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Wood Science & Technology (AREA)
  • Composite Materials (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Thin Film Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

This disclosure provides a thin film transistor and the preparation method thereof, an array substrate, and a display panel, so as to solve the problem that the active layer is prone to be corroded when a metal oxide thin film transistor is produced by a back channel etching process. The preparation method comprises: forming a gate electrode metal thin film on a base substrate, and allowing the gate electrode metal thin film to form a gate electrode metal layer comprising a gate electrode by a patterning process; forming a gate electrode insulating layer on the gate electrode metal layer; forming an active layer on the gate electrode insulating layer; preparing a metal nanoparticle layer on the active layer, said metal nanoparticle layer being used as an etching protection layer; forming a source and drain electrode metal thin film on the base substrate on which the above processes are finished, and allowing the source and drain electrode metal thin film to form a source and drain electrode metal layer comprising a source electrode and a drain electrode by a patterning process, wherein the source electrode and the drain electrode cover a part of the metal nanoparticle layer; removing or oxidizing the part of the metal nanoparticle layer which is not covered by the source electrode and the drain electrode in an oxygen-containing atmosphere; and forming a passivation layer on the source and drain electrode metal layer.

Description

    TECHNICAL FIELD
  • This disclosure relates to the technical field of semiconductors, and particularly to a thin film transistor and the preparation method thereof, an array substrate, and a display panel.
    • BACKGROUND ART
  • Flat panel displays (FPD) have become mainstream products in the market, and the types of flat panel displays are more and more, such as liquid crystal displays(LCDs), organic light-emitting diode (OLED) displays, plasma display panels (PDPs), field emission displays (FEDs), etc.
  • The thin film transistor (TFT) back panel technology, as the core technology in FPD industry, is also experiencing deep revolution. In particular, with respect to metal oxide thin film transistors (MOTFTs), because of the characteristics of high mobility (approximately 5 to 50 centimeter2/volt·second), simple manufacture process, relatively low cost, excellent large-area uniformity, etc., the MOTFT technology has attracted a large number of attentions since it brought out.
  • At present, the structures mainly used in MOTFTs include a back channel etching structure and an etching barrier layer structure. Since the MOTFT of back channel etching structure has a relatively simple manufacture process which is the same as the conventional manufacture process of amorphous silicon and has relatively low equipment investment and production cost, it is considered to be the necessary development direction in which the large-scale mass production and wide utilization of MOTFTs are achieved. In a MOTFT of back channel etching structure, after an active layer is generated, a metal layer is deposited on the active layer and is patterned into a source electrode and a drain electrode. As for an etching barrier layer structure, after an active layer is generated, an etching barrier layer is first produced, and then a metal layer is deposited thereon and is patterned into a source electrode and a drain electrode. However, when the source electrode and the drain electrode are etched on the active layer, the problem of the active layer being corroded, i.e., damage of MOTFT back channel, will occur by using either dry etching or wet etching. For example, when dry etching is used, the active layer composed of metal oxide is prone to be damaged by ions, such that carrier traps are generated on the surface of exposed channels and the concentration of oxygen vacancies increases, resulting in poor device stability. For further example, when wet etching is used, the active layer composed of metal oxide is relatively sensitive to most acidic etching solutions and is prone to be corroded in the process of etching, such that the device performance will be greatly affected.
    • SUMMARY
  • An object of this disclosure is to provide a thin film transistor and the preparation method thereof, an array substrate, and a display panel, so as to solve the problem in the prior art that the active layer is prone to be corroded when a metal oxide thin film transistor is produced by using a back channel etching process.
  • The object of this disclosure is achieved by the following technical solutions.
  • An embodiment of this disclosure provides a preparation method of a thin film transistor, comprising:
  • forming a gate electrode metal thin film on a base substrate, and allowing the gate electrode metal thin film to form a gate electrode metal layer comprising a gate electrode by a patterning process;
  • forming a gate electrode insulating layer on the gate electrode metal layer;
  • forming a metal oxide thin film on the gate electrode insulating layer, and allowing the metal oxide thin film to form a pattern of an active layer by a patterning process;
  • preparing a metal nanoparticle layer on the active layer, said metal nanoparticle layer being used as an etching protection layer;
  • forming a source and drain electrode metal thin film on the base substrate on which the above processes are finished, and allowing the source and drain electrode metal thin film to form a source and drain electrode metal layer comprising a source electrode and a drain electrode by a patterning process, wherein the source electrode and the drain electrode cover a part of the metal nanoparticle layer;
  • removing or oxidizing the part of the metal nanoparticle layer which is not covered by the source electrode and the drain electrode in an oxygen-containing atmosphere; and
  • forming a passivation layer on the source and drain electrode metal layer.
  • In this embodiment, by using the metal nanoparticle layer as a protection layer of the active layer, the active layer can be protected when the source electrode and the drain electrode are etched, so as to prevent device badness caused by the corrosion of the active layer; and at the meanwhile, the metal nanoparticle layer has a good conductivity and good thermal stability, and the requirements for the preparation process of the metal oxide thin film transistor are relatively low, such that the preparation of the metal oxide thin film transistor by a simple process and a low cost is achieved.
  • Preferably, the metal nanoparticle layer is prepared by using at least one material of gold nanoparticles, silver nanoparticles, platinum nanoparticles, beryllium nanoparticles, nickel nanoparticles, and cobalt nanoparticles. In this embodiment, the metal nanoparticle layer is prepared by using gold nanoparticles, silver nanoparticles, platinum nanoparticles, beryllium nanoparticles, nickel nanoparticles, cobalt nanoparticles, or the like, and the active layer can be protected when the source electrode and the drain electrode are subsequently etched, so as to prevent device badness caused by the corrosion of the active layer.
  • Preferably, the preparation of the metal nanoparticle layer on the active layer specifically comprises:
  • preparing the metal nanoparticle layer on the active layer by using a physical vapor deposition, a chemical vapor deposition, a hydrothermal method, a sol-gel method, a spray pyrolysis method, or a hot wall method.
  • Preferably, the metal nanoparticle layer is prepared in a thickness of 1 to 5 nanometers.
  • Preferably, removing or oxidizing the part of the metal nanoparticle layer which is not covered by the source electrode and the drain electrode is performed by using oxygen plasma.
  • Preferably, a glass substrate having a buffering layer is used as the base substrate.
  • Preferably, a flexible substrate having a water-oxygen barrier layer is used as the base substrate, and polyethylene naphthalate, polyethylene terephthalate, a polyimide, or a metal foil is used as the material of the flexible substrate.
  • Preferably, the gate electrode metal thin film is prepared by using a single film layer of any one of an aluminum thin film, a copper thin film, a molybdenum thin film, a titanium thin film, a silver thin film, a gold thin film, a tantalum thin film, a tungsten thin film, a chromium thin film, and an aluminum alloy thin film, or a composite film layer composed of at least two of the thin films, and the gate electrode metal thin film is prepared in a thickness of 100 to 2000 nanometers.
  • Preferably, the gate electrode insulating layer is prepared by using a monolayer of a silicon oxide thin film, a silicon nitride thin film, an aluminum oxide thin film, a tantalum pentoxide thin film, or an ytterbium oxide thin film, or the gate electrode insulating layer is prepared by using a composite thin film composed of at least two monolayers of the thin films, and the gate electrode insulating layer is prepared in a thickness of 50 to 500 nanometers.
  • Preferably, the active layer is prepared by using a metal oxide containing at least one of In, Zn, Ga, and Sn, and the active layer is prepared in a thickness of 10 to 200 nanometers.
  • Preferably, the source and drain electrode metal thin film is prepared by using a single film layer of any one of an aluminum thin film, a copper thin film, a molybdenum thin film, and a titanium thin film, or a composite film layer composed of at least two or more of the thin films, and the source and drain electrode metal thin film is prepared in a thickness of 100 to 2000 nanometers.
  • Preferably, the passivation layer may be a single film layer of any one of or a composite film layer composed of at least two or more of silicon oxide, silicon nitride, aluminum oxide, ytterbium oxide, polyimides, benzocyclobutene, or polymethyl methacrylate. Preferably, the passivation layer has a thickness of 50 to 2000 nanometers.
  • An embodiment of this disclosure provides a thin film transistor, comprising:
  • a base substrate;
  • a gate electrode metal layer formed on the base substrate, wherein the gate electrode metal layer comprises a gate electrode;
  • a gate electrode insulating layer formed on the gate electrode metal layer;
  • an active layer formed on the gate electrode insulating layer;
  • a metal nanoparticle layer formed on the active layer, wherein the metal nanoparticle layer is used as an etching protection layer;
  • a source and drain electrode metal layer formed on the metal nanoparticle layer, wherein the source and drain electrode metal layer comprises a source electrode and a drain electrode; and
  • a passivation layer formed on the source and drain electrode metal layer.
  • An embodiment of this disclosure provides an array substrate, comprising the thin film transistor as provided by the above embodiment.
  • An embodiment of this disclosure provides a display panel, comprising the array substrate as provided by the above embodiment.
  • The embodiments of this disclosure have the advantageous effects as follows. By using the metal nanoparticle layer as a protection layer of the active layer, the active layer may be protected when the source electrode and the drain electrode are etched, so as to prevent device badness caused by the corrosion of the active layer; and at the meanwhile, the metal nanoparticle layer has a good conductivity and good thermal stability, and the requirements for the preparation process of the metal oxide thin film transistor are relatively low, such that the preparation of the metal oxide thin film transistor by a simple process and a low cost is achieved.
    • DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a flow chart of a preparation method of a metal oxide thin film transistor provided by an embodiment of this disclosure;
  • FIG. 2 is a structural schematic diagram of the metal oxide thin film transistor in which the gate electrode is prepared in an embodiment of this disclosure;
  • FIG. 3 is a structural schematic diagram of the metal oxide thin film transistor in which the gate electrode insulating layer is prepared in an embodiment of this disclosure;
  • FIG. 4 is a structural schematic diagram of the metal oxide thin film transistor in which the active layer is prepared in an embodiment of this disclosure;
  • FIG. 5 is a structural schematic diagram of the metal oxide thin film transistor in which the metal nanoparticle layer is prepared in an embodiment of this disclosure;
  • FIG. 6 is a structural schematic diagram of the metal oxide thin film transistor in which the source and drain electrode metal thin film is prepared in an embodiment of this disclosure;
  • FIG. 7 is a structural schematic diagram of the metal oxide thin film transistor in which the source electrode and the drain electrode are prepared in an embodiment of this disclosure;
  • FIG. 8 is a structural schematic diagram of the metal oxide thin film transistor in which the metal nanoparticle layer not covered by the source electrode and the drain electrode is removed in an embodiment of this disclosure;
  • FIG. 9 is a structural schematic diagram of the metal oxide thin film transistor in which the passivation layer is prepared in an embodiment of this disclosure.
    •  DESCRIPTION OF EMBODIMENTS
  • The processes for achieving embodiments of this disclosure are described below in detail in conjunction with the accompanying drawings. It is to be noted that the same or similar numerals represent the same or similar elements or elements having the same or similar functions throughout. The embodiments described below with reference to the accompanying drawings are exemplary and are merely used for explaining the present invention, and cannot be construed to be limitations of this invention.
  • With reference to FIG. 1, an embodiment of this disclosure provides a preparation method of a thin film transistor, comprising:
  • 101, forming a gate electrode metal thin film on a base substrate, and allowing the gate electrode metal thin film to form a gate electrode metal layer comprising a gate electrode by a patterning process.
  • According to different particular applications of the metal oxide thin film transistor, a glass substrate having a buffering layer may be used as the base substrate, and a flexible substrate having a water-oxygen barrier layer may also be used as the base substrate, preferably, polyethylene naphthalate, polyethylene terephthalate, a polyimide, or a metal foil is used as the material of the flexible substrate. Preferably, a SiO2 buffering layer or a Si3N4 layer is used as the buffering layer on the glass substrate. Preferably, an Al2O3 layer, a Si3N4 layer, a SiCN layer, a SiOx layer, a SiON layer, and a stacked composite structure thereof may be used as the water-oxygen barrier layer.
  • Preferably, the gate electrode metal thin film is prepared by using a single film layer of any one of an aluminum thin film, a copper thin film, a molybdenum thin film, a titanium thin film, a silver thin film, a gold thin film, a tantalum thin film, a tungsten thin film, a chromium thin film, and an aluminum alloy thin film, or a composite film layer composed of at least two of the thin films, and the gate electrode metal thin film is prepared in a thickness of 100 to 2000 nanometers.
  • 102, forming a gate electrode insulating layer on the gate electrode metal layer.
  • Preferably, the gate electrode insulating layer is prepared by using a monolayer of a silicon oxide thin film, a silicon nitride thin film, an aluminum oxide thin film, a tantalum pentoxide thin film, or an ytterbium oxide thin film, or the gate electrode insulating layer is prepared by using a composite thin film composed of at least two monolayers of the thin films, and the gate electrode insulating layer is prepared in a thickness of 50 to 500 nanometers.
  • 103, forming a metal oxide thin film on the gate electrode insulating layer, and allowing the metal oxide thin film to form a pattern of an active layer by a patterning process.
  • Preferably, the active layer is prepared by using a metal oxide containing at least one of In, Zn, Ga, and Sn, and the active layer is prepared in a thickness of 10 to 200 nanometers.
  • 104, preparing a metal nanoparticle layer on the active layer, said metal nanoparticle layer being used as an etching protection layer.
  • Specifically, the metal nanoparticle layer may be deposited by using a process such as a physical vapor deposition, a chemical vapor deposition, a hydrothermal method, a sol-gel method, a spray pyrolysis method, a hot wall method, etc.
  • The metal nanoparticle layer is prepared by using at least one material of gold nanoparticles, silver nanoparticles, platinum nanoparticles, beryllium nanoparticles, nickel nanoparticles, and cobalt nanoparticles. Preferably, the metal nanoparticle layer is prepared in a thickness of 1 to 5 nanometers. Of course, in view of cost, one or more of beryllium nanoparticles, nickel nanoparticles, and cobalt nanoparticles having lower cost may also be used for the metal nanoparticle layer.
  • It is to be indicated that after the metal nanoparticle layer is deposited, it may further comprise a process of performing annealing treatment on the metal nanoparticle layer.
  • In this embodiment, the active layer can be protected by the metal nanoparticle layer when the source electrode and the drain electrode are etched, so as to prevent device badness caused by the corrosion of the active layer.
  • 105, forming a source and drain electrode metal thin film on the base substrate on which the above processes are finished, allowing the source and drain electrode metal thin film to form a source and drain electrode metal layer comprising a source electrode and a drain electrode by a patterning process, wherein the source electrode and the drain electrode cover a part of the metal nanoparticle layer.
  • Preferably, the source and drain electrode metal thin film is prepared by using a single film layer of any one of an aluminum thin film, a copper thin film, a molybdenum thin film, and a titanium thin film, or a composite film layer composed of at least two of the thin films, and the source and drain electrode metal thin film is prepared in a thickness of 100 to 2000 nanometers.
  • 106, removing or oxidizing the part of the metal nanoparticle layer which is not covered by the source electrode and the drain electrode in an oxygen-containing atmosphere.
  • Preferably, removing or oxidizing the part of the metal nanoparticle layer which is not covered by the source electrode and the drain electrode is performed by using oxygen plasma.
  • 107, forming a passivation layer on the source and drain electrode metal layer.
  • Preferably, the passivation layer is prepared by using a single film layer of any one of silicon oxide, silicon nitride, aluminum oxide, ytterbium oxide, polyimides, benzocyclobutene, and polymethyl methacrylate, or a composite film layer composed of at least two of silicon oxide, silicon nitride, aluminum oxide, ytterbium oxide, polyimides, benzocyclobutene, and polymethyl methacrylate, and the passivation layer is prepared in a thickness of 50 to 2000 nanometers.
  • It is to be indicated that a method for protecting the active layer by using an organic conductive thin film in a back channel etching process of a metal oxide thin film transistor is also provided in the prior art, but the conductivity of silicon or carbon in the organic conductive thin film is relatively poor, which may lead to bad contact of the active layer with the source electrode and the drain electrode, such that the metal oxide thin film transistor is instable; and at the meanwhile, the thermal stability of the organic conductive thin film is poor and will be decomposed in subsequent procedures, resulting in instable or bad metal oxide thin film transistors, and the decomposed organic conductive thin film may contaminate the preparation equipment. Compared to the organic conductive thin film, the metal nanoparticle layer has a better thermal stability, is capable of protecting the active layer, enables the metal oxide thin film transistor thus prepared to be more stable, and will not contaminate the preparation equipment.
  • The embodiments of this disclosure have the advantageous effects as follows. By using the metal nanoparticle layer as a protection layer of the active layer, the active layer can be protected when the source electrode and the drain electrode are etched, so as to prevent device badness caused by the corrosion of the active layer; and at the meanwhile, the metal nanoparticle layer has a good conductivity and is favorable to the achievement of good conductive contact with the source electrode and the drain electrode; the metal nanoparticle layer has a better thermal stability compared to the organic conductive thin film, and the requirements for the preparation process of the metal oxide thin film transistor are relatively low, such that the preparation of the metal oxide thin film transistor by a simple process and a low cost is achieved.
  • In order to describe the preparation method of the metal oxide thin film transistor provided by this disclosure in more detail, embodiments are provided in conjunction with FIG. 2 to FIG. 9 as follows.
    • Embodiment 1
  • This embodiment of this disclosure provides a first particular preparation method of a metal oxide thin film transistor, comprising:
  • Step 1, depositing three layers of metal thin films of molybdenum/aluminum/molybdenum as a gate electrode metal thin film on a base substrate 1 by using a physical vapor deposition method, wherein the three layers of metal thin films of molybdenum/aluminum/molybdenum have thicknesses of 25/100/25 nanometers respectively, and allowing the gate electrode metal thin film to form a gate electrode 2 by a patterning process. The base substrate 1 is an alkali-free glass substrate with a SiO2 buffering layer having a thickness of 200 nanometers. The schematic diagram after the gate electrode 2 is prepared on the base substrate 1 is shown in FIG. 2.
  • Step 2, depositing a gate electrode insulating layer 3 by using a plasma enhanced chemical vapor deposition method, on the base substrate 1 on which the above step is finished. The schematic diagram after the gate electrode insulating layer 3 is prepared is shown in FIG. 3.
  • The gate electrode insulating layer 3 is formed by laminating 300-nanometer SiNx and 30-nanometer SiO2.
  • Step 3, depositing a metal oxide thin film on the gate electrode insulating layer 3 by using a physical vapor deposition method, and allowing the metal oxide thin film to form a pattern of an active layer 4 by a patterning process. The metal oxide thin film is an indium zinc oxide (IZO) thin film, wherein the atomic ratio of indium to zinc is 1:1. The schematic diagram in which the active layer 4 is prepared is shown in FIG. 4.
  • Step 4, depositing a gold nanoparticle layer having a thickness of 5 nanometers as a metal nanoparticle layer 5 on the active layer 4 by using a physical vapor deposition method. The schematic diagram in which the metal nanoparticle layer 5 is prepared is shown in FIG. 5.
  • The active layer 4 can be protected by the metal nanoparticle layer 5 when the source electrode 7 and the drain electrode 8 (as shown in FIG. 7) are subsequently etched, so as to prevent the badness of the metal oxide thin film transistor caused by the corrosion of the active layer 4.
  • It is to be indicated that it may further comprise a process of annealing the metal nanoparticle layer 5 in Step 4.
  • Step 5, depositing laminated layers of molybdenum/aluminum/molybdenum, which have thicknesses of 25/100/25 nanometers respectively, as a source and drain electrode metal thin film 6 on the base substrate 1 on which the above processes are finished, by using a physical vapor deposition method. The schematic diagram in which the source and drain electrode metal thin film 6 is prepared is shown in FIG. 6.
  • A mixed solution of 30% H2O2 and 1% KOH is used as a wet etching solution for etching the source and drain electrode metal thin film 6 to form a source electrode 7 and a drain electrode 8, wherein the source electrode 7 and the drain electrode 8 cover a part of the metal nanoparticle layer 5. The schematic diagram in which the source electrode 7 and the drain electrode 8 are prepared is shown in FIG. 7.
  • Step 6, removing the part of the metal nanoparticle layer 5 which is not covered by the source electrode 7 and the drain electrode 8 by using oxygen plasma. The schematic diagram after the part of the metal nanoparticle layer 5 not covered by the source electrode 7 and the drain electrode 8 is removed is shown in FIG. 8.
  • Step 7, depositing 300-nanometer SiO2 as a passivation layer 9 on the base substrate 1 on which the above processes are finished, by using a plasma enhanced chemical vapor deposition method, i.e., forming a passivation layer 9 on the source and drain electrode metal layer comprising the source electrode 7 and the drain electrode 8. The schematic diagram in which the passivation layer 9 is prepared is shown in FIG. 9.
  • It is practically found that the protection of the active layer 4 in the back channel etching process by using the metal nanoparticle layer 5 is more stable compared to the protection by an organic conductive thin film, and the metal nanoparticle layer 5 has a good conductivity, large surface roughness, and is very favorable to the achievement of good contact of the active layer 4 with the source electrode 7 and the drain electrode 8.
    • Embodiment 2
  • This embodiment of this disclosure provides a second particular preparation method of a metal oxide thin film transistor, comprising:
  • Step 1, depositing a copper metal thin film as a gate electrode metal thin film on a base substrate 1 by using a physical vapor deposition method, wherein the copper metal thin film has a thickness of 500 nanometers, and allowing the gate electrode metal thin film to form a gate electrode 2 by a patterning process. The base substrate 1 is a flexible substrate with a water-oxygen barrier layer of Al2O3 having a thickness of 50 nanometers. The schematic diagram after the gate electrode 2 is prepared on the base substrate 1 is shown in FIG. 2.
  • Step 2, depositing a gate electrode insulating layer 3 by using a plasma enhanced chemical vapor deposition method, on the base substrate 1 on which the above step is finished. The schematic diagram after the gate electrode insulating layer 3 is prepared is shown in FIG. 3.
  • The gate electrode insulating layer 3 is formed by laminating 200-nanometer aluminum oxide and 100-nanometer ytterbium oxide.
  • Step 3, depositing a metal oxide thin film on the gate electrode insulating layer 3 by using a physical vapor deposition method, and allowing the metal oxide thin film to form a pattern of an active layer 4 by a patterning process. The metal oxide thin film is an 80-nanometer indium gallium zinc oxide (IGZO) thin film, wherein the atomic ratio of indium, gallium, and zinc is 1:1:1. The schematic diagram in which the active layer 4 is prepared is shown in FIG. 4.
  • Step 4, preparing a nickel nanoparticle layer having a thickness of 2 nanometers as a metal nanoparticle layer 5 on the active layer 4, by using a spray pyrolysis method. The schematic diagram in which the metal nanoparticle layer 5 is prepared is shown in FIG. 5.
  • The active layer 4 can be protected by the metal nanoparticle layer 5 when the source electrode 7 and the drain electrode 8 (as shown in FIG. 7) are subsequently etched, so as to prevent the badness of the metal oxide thin film transistor caused by the corrosion of the active layer 4.
  • It is to be indicated that it may further comprise a process of annealing the metal nanoparticle layer 5 in Step 4.
  • Step 5, depositing a copper metal thin film having a thicknesses of 500 nanometers as a source and drain electrode metal thin film 6 on the base substrate 1 on which the above processes are finished, by using a physical vapor deposition method. The schematic diagram in which the source and drain electrode metal thin film 6 is prepared is shown in FIG. 6.
  • A mixed solution of H2O2 and H2SO4 is used as a wet etching solution for etching the source and drain electrode metal thin film 6 to form a source electrode 7 and a drain electrode 8, wherein the source electrode 7 and the drain electrode 8 cover a part of the metal nanoparticle layer 5. The schematic diagram in which the source electrode 7 and the drain electrode 8 are prepared is shown in FIG. 7.
  • Step 6, removing the part of the metal nanoparticle layer 5 which is not covered by the source electrode 7 and the drain electrode 8 by using oxygen plasma. The schematic diagram after the part of the metal nanoparticle layer 5 not covered by the source electrode 7 and the drain electrode 8 is removed is shown in FIG. 8.
  • Step 7, depositing 800-nanometer polyimide as a passivation layer 9 on the base substrate 1 on which the above processes are finished, by using a plasma enhanced chemical vapor deposition method, i.e., forming a passivation layer 9 on the source and drain electrode metal layer comprising the source electrode 7 and the drain electrode 8. The schematic diagram in which the passivation layer 9 is prepared is shown in FIG. 9.
  • It is practically found that the protection of the active layer 4 in the back channel etching process by using the metal nanoparticle layer 5 is more stable compared to the protection by an organic conductive thin film, and the metal nanoparticle layer has a good conductivity, a rough surface, and is very favorable to the achievement of good contact of the active layer 4 with the source electrode 7 and the drain electrode 8.
    • Embodiment 3
  • This embodiment of this disclosure provides a third particular preparation method of a metal oxide thin film transistor, comprising:
  • Step 1, depositing an ITO thin film as a gate electrode metal thin film on a base substrate 1 by using a physical vapor deposition method, wherein the ITO thin film has a thickness of 200 nanometers, and allowing the gate electrode metal thin film to form a gate electrode 2 by a patterning process. The base substrate 1 is a flexible substrate with a water-oxygen barrier layer of Si3N4 having a thickness of 200 nanometers. The schematic diagram after the gate electrode 2 is prepared on the base substrate 1 is shown in FIG. 2.
  • Step 2, depositing a gate electrode insulating layer 3 by using a plasma enhanced chemical vapor deposition method on the base substrate 1 on which the above step is finished. The schematic diagram after the gate electrode insulating layer 3 is prepared is shown in FIG. 3.
  • The gate electrode insulating layer 3 is formed by laminating 100-nanometer silicon oxide, 90-nanometer tantalum pentoxide, and 20-nanometer silicon dioxide.
  • Step 3, depositing a metal oxide thin film on the gate electrode insulating layer 3 by using a physical vapor deposition method, and allowing the metal oxide thin film to form a pattern of an active layer 4 by a patterning process. The metal oxide thin film is a 50-nanometer IZO thin film, wherein the atomic ratio of indium to zinc is 1:1. The schematic diagram in which the active layer 4 is prepared is shown in FIG. 4.
  • Step 4, preparing a silver nanoparticle layer having a thickness of 3 nanometers as a metal nanoparticle layer 5 on the active layer 4 by using a solution treatment method. The schematic diagram in which the metal nanoparticle layer 5 is prepared is shown in FIG. 5.
  • The active layer 4 can be protected by the metal nanoparticle layer 5 when the source electrode 7 and the drain electrode 8 (as shown in FIG. 7) are subsequently etched, so as to prevent the badness of the metal oxide thin film transistor caused by the corrosion of the active layer 4.
  • It is to be indicated that it may further comprise a process of annealing the metal nanoparticle layer 5 in Step 4.
  • Step 5, depositing a copper metal thin film, which is a monolayer molybdenum thin film and has a thicknesses of 200 nanometers, as a source and drain electrode metal thin film 6 on the base substrate 1 on which the above processes are finished, by using a physical vapor deposition method. The schematic diagram in which the source and drain electrode metal thin film 6 is prepared is shown in FIG. 6.
  • A mixed solution of H2O2 and H2SO4 is used as a wet etching solution for etching the source and drain electrode metal thin film 6 to form a source electrode 7 and a drain electrode 8, wherein the source electrode 7 and the drain electrode 8 cover a part of the metal nanoparticle layer 5. The schematic diagram in which the source electrode 7 and the drain electrode 8 are prepared is shown in FIG. 7.
  • Step 6, removing the part of the metal nanoparticle layer 5 which is not covered by the source electrode 7 and the drain electrode 8 by using oxygen plasma. The schematic diagram after the part of the metal nanoparticle layer 5 not covered by the source electrode 7 and the drain electrode 8 is removed is shown in FIG. 8.
  • Step 7, depositing 300-nanometer SiO2 as a passivation layer 9 on the base substrate 1 on which the above processes are finished, by using a plasma enhanced chemical vapor deposition method, i.e., forming a passivation layer 9 on the source and drain electrode metal layer comprising the source electrode 7 and the drain electrode 8. The schematic diagram in which the passivation layer 9 is prepared is shown in FIG. 9.
  • It is practically found that the protection of the active layer 4 in the back channel etching process by using the metal nanoparticle layer 5 is more stable compared to the protection by an organic conductive thin film, and the metal nanoparticle layer has a good conductivity, a rough surface, and is very favorable to the achievement of good contact of the active layer 4 with the source electrode 7 and the drain electrode 8.
  • The above embodiments 1 to 3 are merely a part of specific embodiments provided to illustrate this disclosure, and this disclosure is not limited thereto. The prepared metal oxide thin film transistors may be used in liquid crystal displays and active matrix organic light-emitting diode displays. Thicknesses of thin films, constituent materials, proportioning ratios, etc., involved in each step in embodiments 1 to 3 may be adjusted according to practical requirements.
  • As shown in FIG. 9, one embodiment of this disclosure further provides a thin film transistor, which is a metal oxide thin film transistor, comprising:
  • a base substrate 1;
  • a gate electrode metal layer formed on the base substrate 1, wherein the gate electrode metal layer comprises a gate electrode 2;
  • a gate electrode insulating layer 3 formed on the gate electrode metal layer;
  • an active layer 4 formed on the gate electrode insulating layer;
  • a metal nanoparticle layer 5 formed on the active layer 4, wherein the metal nanoparticle layer 5 is used as an etching protection layer;
  • a source and drain electrode metal layer formed on the metal nanoparticle layer 5, wherein the source and drain electrode metal layer comprises a source electrode 7 and a drain electrode 8; and
  • a passivation layer 9 formed on the source and drain electrode metal layer.
  • It is to be indicated that the part indicated by the dashed frame 10 is the removed part of metal nanoparticle layer 5, which is removed after the source electrode 7 and the drain electrode 8 are formed. This part of the metal nanoparticle layer 5, which should be removed, can protect the active layer 4 when the source electrode 7 and the drain electrode 8 are prepared.
  • Preferably, the metal nanoparticle layer 5 comprises at least one material of gold nanoparticles, silver nanoparticles, platinum nanoparticles, beryllium nanoparticles, nickel nanoparticles, and cobalt nanoparticles.
  • Preferably, the metal nanoparticle layer 5 has a thickness of 1 to 5 nanometers.
  • Preferably, the base substrate 1 is a glass substrate having a buffering layer.
  • Preferably, the base substrate 1 is a flexible substrate having a water-oxygen barrier layer, and the material of the flexible substrate is polyethylene naphthalate, polyethylene terephthalate, a polyimide, or a metal foil.
  • Preferably, the gate electrode metal layer is a single film layer of any one of an aluminum thin film, a copper thin film, a molybdenum thin film, a titanium thin film, a silver thin film, a gold thin film, a tantalum thin film, a tungsten thin film, a chromium thin film, and an aluminum alloy thin film, or a composite film layer composed of at least two of the thin films, and the gate electrode metal layer has a thickness of 100 to 2000 nanometers. It is to be indicated that the material and the thickness of the gate electrode metal layer herein are those of the gate electrode metal thin film in the preparation method.
  • Preferably, the gate electrode insulating layer 3 is a monolayer of a silicon oxide thin film, a silicon nitride thin film, an aluminum oxide thin film, a tantalum pentoxide thin film, or an ytterbium oxide thin film, or the gate electrode insulating layer 3 is a composite thin film composed of at least two monolayers of the thin films, and the gate electrode insulating layer 3 has a thickness of 50 to 500 nanometer.
  • Preferably, the active layer 4 contains a metal oxide of at least one of In, Zn, Ga, and Sn, the active layer 4 has a thickness of 10 to 200 nanometers.
  • Preferably, the source and drain electrode metal layer is a single film layer of any one of an aluminum thin film, a copper thin film, a molybdenum thin film, and a titanium thin film, or a composite film layer composed of at least two of the thin films, the source and drain electrode metal layer has a thickness of 100 to 2000 nanometers. It is to be indicated that the material and the thickness of the source and drain electrode metal layer herein are those of the source and drain electrode metal thin film in the preparation method.
  • Preferably, the passivation layer 9 may be a single film layer of any one of silicon oxide, silicon nitride, aluminum oxide, ytterbium oxide, polyimides, benzocyclobutene, and polymethyl methacrylate, or a composite film layer composed of at least two of silicon oxide, silicon nitride, aluminum oxide, ytterbium oxide, polyimides, benzocyclobutene, and polymethyl methacrylate. Preferably, the passivation layer 9 has a thickness of 50 to 2000 nanometers.
  • The embodiment of this disclosure has the advantageous effects as follows. By using the metal nanoparticle layer as a protection layer of the active layer, the active layer can be protected when the source electrode and the drain electrode are etched, so as to prevent device badness caused by the corrosion of the active layer; and at the meanwhile, the metal nanoparticle layer has a good conductivity and good thermal stability, and the requirements for the preparation process of the metal oxide thin film transistor are relatively low, such that the preparation of the metal oxide thin film transistor by a simple process and a low cost is achieved.
  • Based on the same inventive concept, one embodiment of this disclosure further provides an array substrate, comprising the thin film transistor as provided by the above embodiment.
  • The embodiment of this disclosure has the advantageous effects as follows. In this array substrate, the metal oxide thin film transistor uses the metal nanoparticle layer as a protection layer of the active layer, and the active layer can be protected when the source electrode and the drain electrode are etched, so as to prevent device badness caused by the corrosion of the active layer; and at the meanwhile, the metal nanoparticle layer has a good conductivity and good thermal stability, and the requirements for the preparation process of the metal oxide thin film transistor are relatively low, such that the preparation of the metal oxide thin film transistor by a simple process and a low cost is achieved.
  • Based on the same inventive concept, one embodiment of this disclosure provides a display panel, comprising the array substrate as provided by the above embodiment.
  • The embodiment of this disclosure has the advantageous effects as follows. In the array substrate used by the display panel, the metal oxide thin film transistor uses the metal nanoparticle layer as a protection layer of the active layer, and the active layer can be protected when the source electrode and the drain electrode are etched, so as to prevent device badness caused by the corrosion of the active layer; and at the meanwhile, the metal nanoparticle layer has a good conductivity and good thermal stability, and the requirements for the preparation process of the metal oxide thin film transistor are relatively low, such that the preparation of the metal oxide thin film transistor by a simple process and a low cost is achieved.
  • Obviously, a person skilled in the art may perform various modifications and variations on this invention without departing from the spirit and the scope of this invention. Thus, if these modifications and variations of the invention are within the scope of the claims of this application and equivalent techniques thereof, this invention also intends to encompass these modifications and variations.

Claims (17)

1. A preparation method of a thin film transistor, comprising:
forming a gate electrode metal thin film on a base substrate, and allowing the gate electrode metal thin film to form a gate electrode metal layer comprising a gate electrode by a patterning process;
forming a gate electrode insulating layer on the gate electrode metal layer;
forming a metal oxide thin film on the gate electrode insulating layer, and allowing the metal oxide thin film to form a pattern of an active layer by a patterning process;
preparing a metal nanoparticle layer on the active layer, said metal nanoparticle layer being used as an etching protection layer;
forming a source and drain electrode metal thin film on the base substrate on which the above processes are finished, and allowing the source and drain electrode metal thin film to form a source and drain electrode metal layer comprising a source electrode and a drain electrode by a patterning process, wherein the source electrode and the drain electrode cover a part of the metal nanoparticle layer;
removing or oxidizing the part of the metal nanoparticle layer which is not covered by the source electrode and the drain electrode in an oxygen-containing atmosphere; and
forming a passivation layer on the source and drain electrode metal layer.
2. The preparation method as claimed in claim 1, wherein the metal nanoparticle layer is prepared by using at least one material of gold nanoparticles, silver nanoparticles, platinum nanoparticles, beryllium nanoparticles, nickel nanoparticles, and cobalt nanoparticles.
3. The preparation method as claimed in claim 2, wherein preparing the metal nanoparticle layer on the active layer comprises:
preparing the metal nanoparticle layer on the active layer by using a physical vapor deposition, a chemical vapor deposition, a hydrothermal method, a sol-gel method, a spray pyrolysis method, or a hot wall method.
4. The preparation method as claimed in claim 2, wherein the metal nanoparticle layer is prepared in a thickness of 1 to 5 nanometers.
5. The preparation method as claimed in claim 1, wherein a glass substrate having a buffering layer is used as the base substrate.
6. The preparation method as claimed in claim 1, wherein a flexible substrate having a water-oxygen barrier layer is used as the base substrate, and polyethylene naphthalate, polyethylene terephthalate, a polyimide, or a metal foil is used as the material of the flexible substrate.
7. The preparation method as claimed in claim 1, wherein the gate electrode metal thin film is prepared by using a single film layer of any one of an aluminum thin film, a copper thin film, a molybdenum thin film, a titanium thin film, a silver thin film, a gold thin film, a tantalum thin film, a tungsten thin film, a chromium thin film, and an aluminum alloy thin film, or a composite film layer composed of at least two of the thin films, and the gate electrode metal thin film is prepared in a thickness of 100 to 2000 nanometers.
8. The preparation method as claimed in claim 1, wherein the gate electrode insulating layer is prepared by using a monolayer of a silicon oxide thin film, a silicon nitride thin film, an aluminum oxide thin film, a tantalum pentoxide thin film, or an ytterbium oxide thin film, or the gate electrode insulating layer is prepared by using a composite thin film composed of at least two monolayers of the thin films, and the gate electrode insulating layer is prepared in a thickness of 50 to 500 nanometers.
9. The preparation method as claimed in claim 1, wherein the active layer is prepared by using a metal oxide containing at least one of In, Zn, Ga, and Sn, and the active layer is prepared in a thickness of 10 to 200 nanometers.
10. The preparation method as claimed in claim 1, wherein the source and drain electrode metal thin film is prepared by using a single film layer of any one of an aluminum thin film, a copper thin film, a molybdenum thin film, and a titanium thin film, or a composite film layer composed of at least two of the thin films, and the source and drain electrode metal thin film is prepared in a thickness of 100 to 2000 nanometers.
11. The preparation method as claimed in claim 1, wherein removing or oxidizing the part of the metal nanoparticle layer which is not covered by the source electrode and the drain electrode is performed by using oxygen plasma.
12. The preparation method as claimed in claim 1, wherein the passivation layer is prepared by using a single film layer of any one of silicon oxide, silicon nitride, aluminum oxide, ytterbium oxide, polyimide, benzocyclobutene, and polymethyl methacrylate, or a composite film layer composed of at least two of silicon oxide, silicon nitride, aluminum oxide, ytterbium oxide, polyimide, benzocyclobutene, and polymethyl methacrylate, and the passivation layer is prepared in a thickness of 50 to 2000 nanometers.
13. A thin film transistor, comprising:
a base substrate;
a gate electrode metal layer formed on the base substrate, wherein the gate electrode metal layer comprises a gate electrode;
a gate electrode insulating layer formed on the gate electrode metal layer;
an active layer formed on the gate electrode insulating layer;
a metal nanoparticle layer formed on the active layer, wherein the metal nanoparticle layer is used as an etching protection layer;
a source and drain electrode metal layer formed on the metal nanoparticle layer, wherein the source and drain electrode metal layer comprises a source electrode and a drain electrode; and
a passivation layer formed on the source and drain electrode metal layer.
14. An array substrate, comprising the thin film transistor as claimed in claim 13.
15. A display panel, comprising an array substrate according to claim 14.
16. The preparation method as claimed in claim 1, wherein after the metal nanoparticle layer is deposited, the method further comprises performing annealing treatment on the metal nanoparticle layer.
17. A thin film transistor prepared by the preparation method of claim 1, the thin film transistor comprising:
a base substrate;
a gate electrode metal layer formed on the base substrate, wherein the gate electrode metal layer comprises a gate electrode;
a gate electrode insulating layer formed on the gate electrode metal layer;
an active layer formed on the gate electrode insulating layer;
a metal nanoparticle layer formed on the active layer, wherein the metal nanoparticle layer is used as an etching protection layer;
a source and drain electrode metal layer formed on the metal nanoparticle layer, wherein the source and drain electrode metal layer comprises a source electrode and a drain electrode; and
a passivation layer formed on the source and drain electrode metal layer.
US15/122,155 2015-05-08 2015-10-09 Thin film transistor and preparation method thereof, array substrate, and display panel Abandoned US20170154905A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
CN201510232985.5 2015-05-08
CN201510232985.5A CN104934330A (en) 2015-05-08 2015-05-08 Film transistor and preparation method thereof, array substrate and display panel
PCT/CN2015/091540 WO2016179951A1 (en) 2015-05-08 2015-10-09 Thin-film transistor and preparation method therefor, array substrate, and display panel

Publications (1)

Publication Number Publication Date
US20170154905A1 true US20170154905A1 (en) 2017-06-01

Family

ID=54121439

Family Applications (1)

Application Number Title Priority Date Filing Date
US15/122,155 Abandoned US20170154905A1 (en) 2015-05-08 2015-10-09 Thin film transistor and preparation method thereof, array substrate, and display panel

Country Status (4)

Country Link
US (1) US20170154905A1 (en)
EP (1) EP3121840B1 (en)
CN (1) CN104934330A (en)
WO (1) WO2016179951A1 (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107833927A (en) * 2017-11-16 2018-03-23 佛山科学技术学院 A kind of oxide thin film transistor and preparation method thereof
CN109991772A (en) * 2019-03-29 2019-07-09 云谷（固安）科技有限公司 Display panel film layer structure and its preparation process
CN111524915A (en) * 2020-04-28 2020-08-11 深圳市华星光电半导体显示技术有限公司 Thin film transistor device and manufacturing method thereof
US10768137B2 (en) * 2016-11-02 2020-09-08 Lg Chem, Ltd. Gas detecting sensor
CN112736033A (en) * 2020-12-24 2021-04-30 吉林建筑大学 Method for preparing large-batch p-type thin film transistors on protein substrate
US11114570B2 (en) 2019-04-25 2021-09-07 E Ink Holdings Inc. Memory structure and manufacturing method thereof
US11177296B2 (en) * 2018-05-03 2021-11-16 Hefei Xinsheng Optoelectronics Technology Co., Ltd. Array substrate, display device, thin film transistor, and method for manufacturing array substrate
US20210408186A1 (en) * 2019-07-16 2021-12-30 Ordos Yuansheng Optoelectronics Co., Ltd. Display substrate, manufacturing method thereof and display device

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104934330A (en) * 2015-05-08 2015-09-23 京东方科技集团股份有限公司 Film transistor and preparation method thereof, array substrate and display panel
WO2018076285A1 (en) * 2016-10-28 2018-05-03 深圳市柔宇科技有限公司 Array substrate and method for manufacturing same
CN106773205B (en) * 2016-12-26 2019-09-17 京东方科技集团股份有限公司 Display panel and preparation method thereof and display device
CN110010695B (en) 2018-01-05 2021-09-17 京东方科技集团股份有限公司 Thin film transistor, array substrate, manufacturing method of array substrate and display panel
CN108198824B (en) * 2018-01-17 2020-06-16 京东方科技集团股份有限公司 Preparation method of array substrate
KR20200126428A (en) * 2018-03-27 2020-11-06 코닝 인코포레이티드 Method of forming thin film transistor on glass substrate and liquid crystal display formed therefrom
CN109755259B (en) * 2018-12-21 2021-12-17 惠科股份有限公司 Display panel manufacturing method and display panel
CN109920855B (en) * 2019-02-13 2020-11-03 深圳市华星光电半导体显示技术有限公司 Thin film transistor and manufacturing method thereof
CN109991787B (en) * 2019-03-15 2022-06-07 惠科股份有限公司 Array substrate and manufacturing method thereof
CN110610867A (en) * 2019-08-20 2019-12-24 深圳市华星光电技术有限公司 Thin film transistor preparation method and thin film transistor
WO2021097733A1 (en) * 2019-11-21 2021-05-27 重庆康佳光电技术研究院有限公司 Thin film transistor and manufacturing method therefor, and thin film transistor array
CN111584517A (en) * 2020-05-15 2020-08-25 Tcl华星光电技术有限公司 Array substrate and preparation method thereof
CN112687554B (en) * 2020-12-28 2023-05-09 深圳市华星光电半导体显示技术有限公司 Array substrate preparation method, array substrate and display device
CN113097134B (en) * 2021-04-09 2022-07-15 广州新视界光电科技有限公司 Preparation method of array substrate and array substrate
CN114959397B (en) * 2022-04-28 2023-04-07 长沙惠科光电有限公司 Alloy target material, preparation method and application thereof, and array substrate

Citations (98)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5776425A (en) * 1995-04-26 1998-07-07 National Science Council Method for preparing porous tin oxide monolith with high specific surface area and controlled degree of transparency
US6331356B1 (en) * 1989-05-26 2001-12-18 International Business Machines Corporation Patterns of electrically conducting polymers and their application as electrodes or electrical contacts
US20020081847A1 (en) * 2000-12-20 2002-06-27 Lg. Philips Lcd Co., Ltd. Etchant and array substrate having copper lines etched by the etchant
US20020090772A1 (en) * 2000-12-11 2002-07-11 Seiko Epson Corporation Method for manufacturing semiconductor lamination, method for manufacturing lamination, semiconductor device, and electronic equipment
US20030080426A1 (en) * 2001-10-30 2003-05-01 Hagen Klauk Method and device for reducing the contact resistance in organic field-effect transistors by embedding nanoparticles to produce field boosting
US20030107023A1 (en) * 2001-12-06 2003-06-12 Lg.Philips Lcd Co., Ltd. Etchant for etching metal wiring layers and method for forming thin film transistor by using the same
US20030113550A1 (en) * 2001-09-14 2003-06-19 Millett Frederick A. Heat barrier window utilizing a combination of coatings
US6679938B1 (en) * 2001-01-26 2004-01-20 University Of Maryland Method of producing metal particles by spray pyrolysis using a co-solvent and apparatus therefor
US20040086807A1 (en) * 2002-11-06 2004-05-06 Chih-Yu Peng Method of fabricating thin film transistor
US20040195574A1 (en) * 2003-04-03 2004-10-07 Ahn Byung Chul Liquid crystal display of horizontal electric field applying type and fabricating method thereof
US20050082685A1 (en) * 2003-10-20 2005-04-21 Bojkov Christo P. Direct bumping on integrated circuit contacts enabled by metal-to-insulator adhesion
US7090783B1 (en) * 2003-03-13 2006-08-15 Louisiana Tech University Research Foundation As A Division Of The Louisiana Tech University Foundation Lithography-based patterning of layer-by-layer nano-assembled thin films
US20060292777A1 (en) * 2005-06-27 2006-12-28 3M Innovative Properties Company Method for making electronic devices using metal oxide nanoparticles
US20070131927A1 (en) * 2005-10-31 2007-06-14 Fuji Electric Holdings Co., Ltd. Thin film transistor and manufacturing method thereof
US20070202673A1 (en) * 2004-02-25 2007-08-30 Dong-Wook Kim Article comprising metal oxide nanostructures and method for fabricating such nanostructures
US20080017862A1 (en) * 2006-07-20 2008-01-24 Samsung Electronics Co., Ltd. Array substrate, display device having the same and method of manufacturing the same
US20080258143A1 (en) * 2007-04-18 2008-10-23 Samsung Electronics Co., Ltd. Thin film transitor substrate and method of manufacturing the same
US20080296567A1 (en) * 2007-06-04 2008-12-04 Irving Lyn M Method of making thin film transistors comprising zinc-oxide-based semiconductor materials
US20090047752A1 (en) * 2007-06-05 2009-02-19 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing photoelectric conversion device
US20090072229A1 (en) * 2007-09-14 2009-03-19 Samsung Sdi Co., Ltd. Thin film transistor, method of fabricating the thin film transistor, organic light emitting diode display device, method of fabricating the organic light emitting diode display device, and donor substrate for laser induced thermal imaging
US20090114917A1 (en) * 2007-11-05 2009-05-07 Shunpei Yamazaki Thin film transistor and display device having the thin film transistor
US20090181177A1 (en) * 2008-01-14 2009-07-16 Xerox Corporation Methods for removing a stabilizer from a metal nanoparticle using a destabilizer
US20090315026A1 (en) * 2008-06-18 2009-12-24 Samsung Mobile Display Co., Ltd. Thin film transistor, method of manufacturing the same, and flat panel display device haviing the same
US7652740B2 (en) * 2002-09-03 2010-01-26 Lg Display Co., Ltd. Array substrate for LCD device having dual metal-layer gate and data lines and manufacturing method thereof
US20100025224A1 (en) * 2006-07-19 2010-02-04 Hong He Apparatus and process for metal oxides and metal nanoparticles synthesis
US20100072469A1 (en) * 2008-09-19 2010-03-25 Semiconductor Energy Laboratory Co., Ltd. Display device and manufacturing method of the same
US20100200843A1 (en) * 2009-02-09 2010-08-12 Sony Corporation Thin film transistor and display unit
US20100213460A1 (en) * 2009-02-20 2010-08-26 Semiconductor Energy Laboratory Co., Ltd. Thin film transistor, method for manufacturing the same, and semiconductor device
US7785941B2 (en) * 2007-10-04 2010-08-31 Taiwan Tft Lcd Association Method of fabricating thin film transistor
US20100233361A1 (en) * 2009-03-12 2010-09-16 Xerox Corporation Metal nanoparticle composition with improved adhesion
US20100261304A1 (en) * 2009-04-09 2010-10-14 State of Oregon acting by and through the State Board of Higher Education on behalf of Oregon Solution-based process for making inorganic materials
US7858969B2 (en) * 2007-01-02 2010-12-28 Chunghwa Picture Tubes, Ltd. Organic thin film transistor and method for manufacturing the same
US20110030786A1 (en) * 2009-08-04 2011-02-10 Precursor Energetics, Inc. Methods for cis and cigs photovoltaics
US20110059233A1 (en) * 2009-09-04 2011-03-10 Xerox Corporation Method For Preparing Stabilized Metal Nanoparticles
US7919795B2 (en) * 2006-12-21 2011-04-05 Samsung Electronics Co., Ltd. Wire structure, method for fabricating wire, thin film transistor substrate, and method for fabricating the thin film transistor substrate
US20110084270A1 (en) * 2009-10-09 2011-04-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the semiconductor device
US20110084269A1 (en) * 2009-10-09 2011-04-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the semiconductor device
US20110133177A1 (en) * 2009-12-04 2011-06-09 Semiconductor Energy Laboratory Co., Ltd. Semiconductor Element, Semiconductor Device, And Method For Manufacturing The Same
US20110193034A1 (en) * 2008-08-11 2011-08-11 Osaka Municipal Technical Research Institute Copper-containing nanoparticles and manufacturing method therefor
US20110193033A1 (en) * 2008-08-11 2011-08-11 Osaka Municipal Technical Research Institute Composite nanoparticles and manufacturing method thereof
US20110251055A1 (en) * 2010-04-13 2011-10-13 Millennium Inorganic Chemicals, Inc. Supported Precious Metal Catalysts Via Hydrothermal Deposition
US20110263079A1 (en) * 2010-04-23 2011-10-27 Applies Materials, Inc. Interface protection layaer used in a thin film transistor structure
US20110263091A1 (en) * 2010-04-23 2011-10-27 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
US20110305821A1 (en) * 2010-06-09 2011-12-15 Xerox Corporation Silver nanoparticle composition comprising solvents with specific hansen solubility parameters
US20110309334A1 (en) * 2010-06-22 2011-12-22 International Business Machines Corporation Graphene/Nanostructure FET with Self-Aligned Contact and Gate
US20110308598A1 (en) * 2008-11-17 2011-12-22 Katholieke Universiteit Leuven R&D Solution processing method for forming electrical contacts of organic devices
US20120031486A1 (en) * 2009-04-24 2012-02-09 Nanosys, Inc. Nanoparticle Plasmon Scattering Layer for Photovoltaic Cells
US20120043512A1 (en) * 2010-08-20 2012-02-23 Xerox Corporation Silver nanoparticle ink composition for highly conductive features with enhanced mechanical properties
US8129717B2 (en) * 2008-07-31 2012-03-06 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US20120080753A1 (en) * 2010-10-01 2012-04-05 Applied Materials, Inc. Gallium arsenide based materials used in thin film transistor applications
US20120091452A1 (en) * 2009-06-29 2012-04-19 Sharp Kabushiki Kaisha Oxide semiconductor, thin film transistor array substrate and production method thereof, and display device
US20120138937A1 (en) * 2010-12-06 2012-06-07 Samsung Mobile Display Co., Ltd. Light-Scattering Substrate, Method of Manufacturing the Same, Organic Light-Emitting Display Device Including the Same, and Method of Manufacturing the Organic Light-Emitting Display Device
US20120228604A1 (en) * 2011-03-11 2012-09-13 Samsung Electronics Co., Ltd. Thin film transistor array panel and manufacturing method thereof
US20120248450A1 (en) * 2009-12-17 2012-10-04 Sharp Kabushiki Kaisha Active matrix substrate and method for producing same
US20120279766A1 (en) * 2011-05-06 2012-11-08 Xerox Corporation Method of fabricating high-resolution features
US20120326144A1 (en) * 2010-04-06 2012-12-27 Sharp Kabushiki Kaisha Thin film transistor substrate and method for manufacturing same
US20130026462A1 (en) * 2010-03-04 2013-01-31 Sharp Kabushiki Kaisha Method for manufacturing thin film transistor and thin film transistor manufactured by the same, and active matrix substrate
US20130032793A1 (en) * 2011-08-02 2013-02-07 Samsung Electronics Co., Ltd. Thin film transistor array panel and manufacturing method thereof
US20130034472A1 (en) * 2010-04-05 2013-02-07 Gonano Technologies, Inc. Catalytic converters, insert materials for catalytic converters, and methods of making
US20130037807A1 (en) * 2010-03-11 2013-02-14 Sharp Kabushiki Kaisha Semiconductor device and method for manufacturing the same
US20130056729A1 (en) * 2010-06-08 2013-03-07 Katsunori Misaki Thin film transistor substrate, lcd device including the same, and method for manufacturing thin film transistor substrate
US20130068625A1 (en) * 2009-11-10 2013-03-21 Commissariat A L'energie Atomique Et Aux Energies Alternatives Selective Nanoparticle Deposition
US20130078458A1 (en) * 2010-06-09 2013-03-28 Centre National De La Recherche Scientifique -Cnrs- Method for the low-temperature preparation of electrically conductive mesostructured coatings
US20130134427A1 (en) * 2011-11-25 2013-05-30 Sony Corporation Transistor, display, and electronic apparatus
US20130203214A1 (en) * 2012-02-07 2013-08-08 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US20130207111A1 (en) * 2012-02-09 2013-08-15 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, display device including semiconductor device, electronic device including semiconductor device, and method for manufacturing semiconductor device
US20130207103A1 (en) * 2012-02-14 2013-08-15 Chimei Innolux Corporation Thin-film transistor and manufacturing method thereof and display
US20130221288A1 (en) * 2012-02-24 2013-08-29 Xerox Corporation Processes for producing palladium nanoparticle inks
US20130248852A1 (en) * 2012-03-23 2013-09-26 Sony Corporation Thin film transistor, manufacturing method of the same and electronic equipment
US20130251623A1 (en) * 2010-10-18 2013-09-26 Innovnano-Materiais Avançados, S.A. Continuous process for nanomaterial synthesis from simultaneous emulsification and detonation of an emulsion
US20140008568A1 (en) * 2012-06-27 2014-01-09 Precursor Energetics, Inc. Processes and compositions for multi-transition metal-containing cathode materials using molecular precursors
US20140021466A1 (en) * 2012-07-17 2014-01-23 Shunpei Yamazaki Semiconductor device and manufacturing method thereof
US20140030627A1 (en) * 2012-07-26 2014-01-30 Quswami, Inc. System and method for converting chemical energy into electrical energy using nano-engineered porous network materials
US8841662B2 (en) * 2009-11-06 2014-09-23 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
CN104241394A (en) * 2014-08-29 2014-12-24 京东方科技集团股份有限公司 Thin film transistor, corresponding manufacturing method of thin film transistor, display substrate and display device
US20140374670A1 (en) * 2013-06-19 2014-12-25 Xerox Corporation Safe method for manufacturing silver nanoparticle inks
US20150055213A1 (en) * 2013-08-22 2015-02-26 Industrial Technology Research Institute Metal oxide multi-layered structure for infrared blocking
US20150115264A1 (en) * 2012-08-01 2015-04-30 Panasonic Liquid Crystal Display Co., Ltd. Thin film transistor and method of manufacturing the same
US20150171220A1 (en) * 2012-05-28 2015-06-18 Sharp Kabushiki Kaisha Semiconductor device and method for manufacturing same
US9171803B2 (en) * 2013-06-21 2015-10-27 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US20150349137A1 (en) * 2013-02-13 2015-12-03 Hiroshima University Thin film forming method, semiconductor substrate and electronic device produced by employing same
US9252248B2 (en) * 2010-09-13 2016-02-02 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device comprising oxide semiconductor layer
US20160049524A1 (en) * 2014-08-12 2016-02-18 Innolux Corporation Display panel
US20160087016A1 (en) * 2014-09-22 2016-03-24 Lg Display Co., Ltd. Organic light emitting display device
US20160102221A1 (en) * 2014-10-08 2016-04-14 Kabushiki Kaisha Toshiba Method of forming pattern and pattern
US20160126344A1 (en) * 2014-10-29 2016-05-05 Carolyn Rae Ellinger Tft substrate with variable dielectric thickness
US20160133729A1 (en) * 2013-05-14 2016-05-12 Guangzhou New Vision Opto-Electronic Technology Co., Ltd. Metal oxide thin film transistor and a preparation method thereof
US20160211474A1 (en) * 2013-09-27 2016-07-21 Toppan Printing Co., Ltd. Thin film transistor array and manufacturing method of the same
US20160247830A1 (en) * 2014-07-14 2016-08-25 Boe Technology Group Co., Ltd. Thin film transistor and method of manufacturing the same, array substrate and display device
US20160288213A1 (en) * 2013-11-20 2016-10-06 National University Corporation Yamagata University Silver nanoparticles, method for producing silver nanoparticles, and silver nanoparticle ink
US9496374B2 (en) * 2013-12-31 2016-11-15 Shenzhen China Star Optoelectronics Technology Co., Ltd Method for manufacturing thin-film transistor substrate
US20160336458A1 (en) * 2015-05-11 2016-11-17 Boe Technology Group Co., Ltd. Thin film transistor, method of fabricating the same, array substrate and display device
US20160372693A1 (en) * 2013-12-03 2016-12-22 National University Corporation Yamagata University Method for producing metal thin film and conductive structure
US20170033192A1 (en) * 2015-03-25 2017-02-02 Boe Technology Group Co., Ltd. Thin film transistor and manufacturing method thereof, display device
US20170218529A1 (en) * 2016-01-28 2017-08-03 Johnson Matthey Public Limited Company Cathode material
US20170229582A1 (en) * 2016-02-08 2017-08-10 Japan Display Inc. Thin film transistor and manufacturing method of thin film transistor
US20170345940A1 (en) * 2014-11-28 2017-11-30 Sharp Kabushiki Kaisha Semiconductor device and production method therefor
US20180081191A1 (en) * 2012-06-27 2018-03-22 3M Innovative Properties Company Optical component array

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH053319A (en) * 1991-06-25 1993-01-08 Canon Inc Film type semiconductor device and its manufacture
JP4997750B2 (en) * 2005-12-12 2012-08-08 富士通株式会社 Electronic device using carbon nanotube and method for manufacturing the same
JP2010027783A (en) * 2008-07-17 2010-02-04 Sharp Corp Wiring substrate and display device
JP6264090B2 (en) * 2013-07-31 2018-01-24 株式会社リコー FIELD EFFECT TRANSISTOR AND METHOD FOR MANUFACTURING FIELD EFFECT TRANSISTOR
CN103972299B (en) * 2014-04-28 2016-03-30 京东方科技集团股份有限公司 A kind of thin-film transistor and preparation method thereof, display base plate, display unit
CN104409515A (en) * 2014-11-26 2015-03-11 京东方科技集团股份有限公司 Oxide film transistor and manufacturing method thereof, array substrate and display device
CN104934330A (en) * 2015-05-08 2015-09-23 京东方科技集团股份有限公司 Film transistor and preparation method thereof, array substrate and display panel

Patent Citations (99)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6331356B1 (en) * 1989-05-26 2001-12-18 International Business Machines Corporation Patterns of electrically conducting polymers and their application as electrodes or electrical contacts
US5776425A (en) * 1995-04-26 1998-07-07 National Science Council Method for preparing porous tin oxide monolith with high specific surface area and controlled degree of transparency
US20020090772A1 (en) * 2000-12-11 2002-07-11 Seiko Epson Corporation Method for manufacturing semiconductor lamination, method for manufacturing lamination, semiconductor device, and electronic equipment
US20020081847A1 (en) * 2000-12-20 2002-06-27 Lg. Philips Lcd Co., Ltd. Etchant and array substrate having copper lines etched by the etchant
US6679938B1 (en) * 2001-01-26 2004-01-20 University Of Maryland Method of producing metal particles by spray pyrolysis using a co-solvent and apparatus therefor
US20030113550A1 (en) * 2001-09-14 2003-06-19 Millett Frederick A. Heat barrier window utilizing a combination of coatings
US20030080426A1 (en) * 2001-10-30 2003-05-01 Hagen Klauk Method and device for reducing the contact resistance in organic field-effect transistors by embedding nanoparticles to produce field boosting
US20030107023A1 (en) * 2001-12-06 2003-06-12 Lg.Philips Lcd Co., Ltd. Etchant for etching metal wiring layers and method for forming thin film transistor by using the same
US7652740B2 (en) * 2002-09-03 2010-01-26 Lg Display Co., Ltd. Array substrate for LCD device having dual metal-layer gate and data lines and manufacturing method thereof
US20040086807A1 (en) * 2002-11-06 2004-05-06 Chih-Yu Peng Method of fabricating thin film transistor
US7090783B1 (en) * 2003-03-13 2006-08-15 Louisiana Tech University Research Foundation As A Division Of The Louisiana Tech University Foundation Lithography-based patterning of layer-by-layer nano-assembled thin films
US20040195574A1 (en) * 2003-04-03 2004-10-07 Ahn Byung Chul Liquid crystal display of horizontal electric field applying type and fabricating method thereof
US20050082685A1 (en) * 2003-10-20 2005-04-21 Bojkov Christo P. Direct bumping on integrated circuit contacts enabled by metal-to-insulator adhesion
US20070202673A1 (en) * 2004-02-25 2007-08-30 Dong-Wook Kim Article comprising metal oxide nanostructures and method for fabricating such nanostructures
US20060292777A1 (en) * 2005-06-27 2006-12-28 3M Innovative Properties Company Method for making electronic devices using metal oxide nanoparticles
US20070131927A1 (en) * 2005-10-31 2007-06-14 Fuji Electric Holdings Co., Ltd. Thin film transistor and manufacturing method thereof
US20100025224A1 (en) * 2006-07-19 2010-02-04 Hong He Apparatus and process for metal oxides and metal nanoparticles synthesis
US20080017862A1 (en) * 2006-07-20 2008-01-24 Samsung Electronics Co., Ltd. Array substrate, display device having the same and method of manufacturing the same
US7919795B2 (en) * 2006-12-21 2011-04-05 Samsung Electronics Co., Ltd. Wire structure, method for fabricating wire, thin film transistor substrate, and method for fabricating the thin film transistor substrate
US7858969B2 (en) * 2007-01-02 2010-12-28 Chunghwa Picture Tubes, Ltd. Organic thin film transistor and method for manufacturing the same
US20080258143A1 (en) * 2007-04-18 2008-10-23 Samsung Electronics Co., Ltd. Thin film transitor substrate and method of manufacturing the same
US20080296567A1 (en) * 2007-06-04 2008-12-04 Irving Lyn M Method of making thin film transistors comprising zinc-oxide-based semiconductor materials
US20090047752A1 (en) * 2007-06-05 2009-02-19 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing photoelectric conversion device
US20090072229A1 (en) * 2007-09-14 2009-03-19 Samsung Sdi Co., Ltd. Thin film transistor, method of fabricating the thin film transistor, organic light emitting diode display device, method of fabricating the organic light emitting diode display device, and donor substrate for laser induced thermal imaging
US7785941B2 (en) * 2007-10-04 2010-08-31 Taiwan Tft Lcd Association Method of fabricating thin film transistor
US20090114917A1 (en) * 2007-11-05 2009-05-07 Shunpei Yamazaki Thin film transistor and display device having the thin film transistor
US20090181177A1 (en) * 2008-01-14 2009-07-16 Xerox Corporation Methods for removing a stabilizer from a metal nanoparticle using a destabilizer
US20090315026A1 (en) * 2008-06-18 2009-12-24 Samsung Mobile Display Co., Ltd. Thin film transistor, method of manufacturing the same, and flat panel display device haviing the same
US8129717B2 (en) * 2008-07-31 2012-03-06 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US20110193033A1 (en) * 2008-08-11 2011-08-11 Osaka Municipal Technical Research Institute Composite nanoparticles and manufacturing method thereof
US20110193034A1 (en) * 2008-08-11 2011-08-11 Osaka Municipal Technical Research Institute Copper-containing nanoparticles and manufacturing method therefor
US20100072469A1 (en) * 2008-09-19 2010-03-25 Semiconductor Energy Laboratory Co., Ltd. Display device and manufacturing method of the same
US20110308598A1 (en) * 2008-11-17 2011-12-22 Katholieke Universiteit Leuven R&D Solution processing method for forming electrical contacts of organic devices
US20100200843A1 (en) * 2009-02-09 2010-08-12 Sony Corporation Thin film transistor and display unit
US20100213460A1 (en) * 2009-02-20 2010-08-26 Semiconductor Energy Laboratory Co., Ltd. Thin film transistor, method for manufacturing the same, and semiconductor device
US20100233361A1 (en) * 2009-03-12 2010-09-16 Xerox Corporation Metal nanoparticle composition with improved adhesion
US20100261304A1 (en) * 2009-04-09 2010-10-14 State of Oregon acting by and through the State Board of Higher Education on behalf of Oregon Solution-based process for making inorganic materials
US20120031486A1 (en) * 2009-04-24 2012-02-09 Nanosys, Inc. Nanoparticle Plasmon Scattering Layer for Photovoltaic Cells
US20120091452A1 (en) * 2009-06-29 2012-04-19 Sharp Kabushiki Kaisha Oxide semiconductor, thin film transistor array substrate and production method thereof, and display device
US20110030786A1 (en) * 2009-08-04 2011-02-10 Precursor Energetics, Inc. Methods for cis and cigs photovoltaics
US20110059233A1 (en) * 2009-09-04 2011-03-10 Xerox Corporation Method For Preparing Stabilized Metal Nanoparticles
US20110084269A1 (en) * 2009-10-09 2011-04-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the semiconductor device
US20110084270A1 (en) * 2009-10-09 2011-04-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the semiconductor device
US8841662B2 (en) * 2009-11-06 2014-09-23 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US20130068625A1 (en) * 2009-11-10 2013-03-21 Commissariat A L'energie Atomique Et Aux Energies Alternatives Selective Nanoparticle Deposition
US20110133177A1 (en) * 2009-12-04 2011-06-09 Semiconductor Energy Laboratory Co., Ltd. Semiconductor Element, Semiconductor Device, And Method For Manufacturing The Same
US20120248450A1 (en) * 2009-12-17 2012-10-04 Sharp Kabushiki Kaisha Active matrix substrate and method for producing same
US20130026462A1 (en) * 2010-03-04 2013-01-31 Sharp Kabushiki Kaisha Method for manufacturing thin film transistor and thin film transistor manufactured by the same, and active matrix substrate
US20130037807A1 (en) * 2010-03-11 2013-02-14 Sharp Kabushiki Kaisha Semiconductor device and method for manufacturing the same
US20130034472A1 (en) * 2010-04-05 2013-02-07 Gonano Technologies, Inc. Catalytic converters, insert materials for catalytic converters, and methods of making
US20120326144A1 (en) * 2010-04-06 2012-12-27 Sharp Kabushiki Kaisha Thin film transistor substrate and method for manufacturing same
US20110251055A1 (en) * 2010-04-13 2011-10-13 Millennium Inorganic Chemicals, Inc. Supported Precious Metal Catalysts Via Hydrothermal Deposition
US20110263091A1 (en) * 2010-04-23 2011-10-27 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
US20110263079A1 (en) * 2010-04-23 2011-10-27 Applies Materials, Inc. Interface protection layaer used in a thin film transistor structure
US20130056729A1 (en) * 2010-06-08 2013-03-07 Katsunori Misaki Thin film transistor substrate, lcd device including the same, and method for manufacturing thin film transistor substrate
US20110305821A1 (en) * 2010-06-09 2011-12-15 Xerox Corporation Silver nanoparticle composition comprising solvents with specific hansen solubility parameters
US20130078458A1 (en) * 2010-06-09 2013-03-28 Centre National De La Recherche Scientifique -Cnrs- Method for the low-temperature preparation of electrically conductive mesostructured coatings
US20110309334A1 (en) * 2010-06-22 2011-12-22 International Business Machines Corporation Graphene/Nanostructure FET with Self-Aligned Contact and Gate
US20120043512A1 (en) * 2010-08-20 2012-02-23 Xerox Corporation Silver nanoparticle ink composition for highly conductive features with enhanced mechanical properties
US9252248B2 (en) * 2010-09-13 2016-02-02 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device comprising oxide semiconductor layer
US20120080753A1 (en) * 2010-10-01 2012-04-05 Applied Materials, Inc. Gallium arsenide based materials used in thin film transistor applications
US20130251623A1 (en) * 2010-10-18 2013-09-26 Innovnano-Materiais Avançados, S.A. Continuous process for nanomaterial synthesis from simultaneous emulsification and detonation of an emulsion
US20120138937A1 (en) * 2010-12-06 2012-06-07 Samsung Mobile Display Co., Ltd. Light-Scattering Substrate, Method of Manufacturing the Same, Organic Light-Emitting Display Device Including the Same, and Method of Manufacturing the Organic Light-Emitting Display Device
US20120228604A1 (en) * 2011-03-11 2012-09-13 Samsung Electronics Co., Ltd. Thin film transistor array panel and manufacturing method thereof
US20120279766A1 (en) * 2011-05-06 2012-11-08 Xerox Corporation Method of fabricating high-resolution features
US20130032793A1 (en) * 2011-08-02 2013-02-07 Samsung Electronics Co., Ltd. Thin film transistor array panel and manufacturing method thereof
US20130134427A1 (en) * 2011-11-25 2013-05-30 Sony Corporation Transistor, display, and electronic apparatus
US20130203214A1 (en) * 2012-02-07 2013-08-08 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US20130207111A1 (en) * 2012-02-09 2013-08-15 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, display device including semiconductor device, electronic device including semiconductor device, and method for manufacturing semiconductor device
US20130207103A1 (en) * 2012-02-14 2013-08-15 Chimei Innolux Corporation Thin-film transistor and manufacturing method thereof and display
US20130221288A1 (en) * 2012-02-24 2013-08-29 Xerox Corporation Processes for producing palladium nanoparticle inks
US20130248852A1 (en) * 2012-03-23 2013-09-26 Sony Corporation Thin film transistor, manufacturing method of the same and electronic equipment
US20150171220A1 (en) * 2012-05-28 2015-06-18 Sharp Kabushiki Kaisha Semiconductor device and method for manufacturing same
US20140008568A1 (en) * 2012-06-27 2014-01-09 Precursor Energetics, Inc. Processes and compositions for multi-transition metal-containing cathode materials using molecular precursors
US20180081191A1 (en) * 2012-06-27 2018-03-22 3M Innovative Properties Company Optical component array
US20140021466A1 (en) * 2012-07-17 2014-01-23 Shunpei Yamazaki Semiconductor device and manufacturing method thereof
US20140030627A1 (en) * 2012-07-26 2014-01-30 Quswami, Inc. System and method for converting chemical energy into electrical energy using nano-engineered porous network materials
US20150115264A1 (en) * 2012-08-01 2015-04-30 Panasonic Liquid Crystal Display Co., Ltd. Thin film transistor and method of manufacturing the same
US20150349137A1 (en) * 2013-02-13 2015-12-03 Hiroshima University Thin film forming method, semiconductor substrate and electronic device produced by employing same
US20160133729A1 (en) * 2013-05-14 2016-05-12 Guangzhou New Vision Opto-Electronic Technology Co., Ltd. Metal oxide thin film transistor and a preparation method thereof
US20140374670A1 (en) * 2013-06-19 2014-12-25 Xerox Corporation Safe method for manufacturing silver nanoparticle inks
US9171803B2 (en) * 2013-06-21 2015-10-27 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US20150055213A1 (en) * 2013-08-22 2015-02-26 Industrial Technology Research Institute Metal oxide multi-layered structure for infrared blocking
US20160211474A1 (en) * 2013-09-27 2016-07-21 Toppan Printing Co., Ltd. Thin film transistor array and manufacturing method of the same
US20160288213A1 (en) * 2013-11-20 2016-10-06 National University Corporation Yamagata University Silver nanoparticles, method for producing silver nanoparticles, and silver nanoparticle ink
US20160372693A1 (en) * 2013-12-03 2016-12-22 National University Corporation Yamagata University Method for producing metal thin film and conductive structure
US9496374B2 (en) * 2013-12-31 2016-11-15 Shenzhen China Star Optoelectronics Technology Co., Ltd Method for manufacturing thin-film transistor substrate
US20160247830A1 (en) * 2014-07-14 2016-08-25 Boe Technology Group Co., Ltd. Thin film transistor and method of manufacturing the same, array substrate and display device
US20160049524A1 (en) * 2014-08-12 2016-02-18 Innolux Corporation Display panel
US20170005198A1 (en) * 2014-08-29 2017-01-05 Boe Technology Group Co., Ltd. Thin film transistor, method of producing the same and array substrate
CN104241394A (en) * 2014-08-29 2014-12-24 京东方科技集团股份有限公司 Thin film transistor, corresponding manufacturing method of thin film transistor, display substrate and display device
US20160087016A1 (en) * 2014-09-22 2016-03-24 Lg Display Co., Ltd. Organic light emitting display device
US20160102221A1 (en) * 2014-10-08 2016-04-14 Kabushiki Kaisha Toshiba Method of forming pattern and pattern
US20160126344A1 (en) * 2014-10-29 2016-05-05 Carolyn Rae Ellinger Tft substrate with variable dielectric thickness
US20170345940A1 (en) * 2014-11-28 2017-11-30 Sharp Kabushiki Kaisha Semiconductor device and production method therefor
US20170033192A1 (en) * 2015-03-25 2017-02-02 Boe Technology Group Co., Ltd. Thin film transistor and manufacturing method thereof, display device
US20160336458A1 (en) * 2015-05-11 2016-11-17 Boe Technology Group Co., Ltd. Thin film transistor, method of fabricating the same, array substrate and display device
US20170218529A1 (en) * 2016-01-28 2017-08-03 Johnson Matthey Public Limited Company Cathode material
US20170229582A1 (en) * 2016-02-08 2017-08-10 Japan Display Inc. Thin film transistor and manufacturing method of thin film transistor

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10768137B2 (en) * 2016-11-02 2020-09-08 Lg Chem, Ltd. Gas detecting sensor
CN107833927A (en) * 2017-11-16 2018-03-23 佛山科学技术学院 A kind of oxide thin film transistor and preparation method thereof
US11177296B2 (en) * 2018-05-03 2021-11-16 Hefei Xinsheng Optoelectronics Technology Co., Ltd. Array substrate, display device, thin film transistor, and method for manufacturing array substrate
CN109991772A (en) * 2019-03-29 2019-07-09 云谷（固安）科技有限公司 Display panel film layer structure and its preparation process
US11114570B2 (en) 2019-04-25 2021-09-07 E Ink Holdings Inc. Memory structure and manufacturing method thereof
US20210408186A1 (en) * 2019-07-16 2021-12-30 Ordos Yuansheng Optoelectronics Co., Ltd. Display substrate, manufacturing method thereof and display device
US11889721B2 (en) * 2019-07-16 2024-01-30 Ordos Yuansheng Optoelectronics Co., Ltd. Display substrate, manufacturing method thereof and display device
CN111524915A (en) * 2020-04-28 2020-08-11 深圳市华星光电半导体显示技术有限公司 Thin film transistor device and manufacturing method thereof
CN112736033A (en) * 2020-12-24 2021-04-30 吉林建筑大学 Method for preparing large-batch p-type thin film transistors on protein substrate

Also Published As

Publication number Publication date
EP3121840A1 (en) 2017-01-25
WO2016179951A1 (en) 2016-11-17
EP3121840B1 (en) 2020-08-12
CN104934330A (en) 2015-09-23
EP3121840A4 (en) 2017-11-22

Similar Documents

Publication Publication Date Title
EP3121840B1 (en) Thin-film transistor and preparation method therefor, array substrate, and display panel
US9960260B2 (en) Metal oxide thin film transistor and a preparation method thereof
US9748280B2 (en) Thin film transistor and method of fabricating the same, array substrate and method of fabricating the same, and display device
CN104362125B (en) Array base palte and preparation method thereof, display device
US10186674B2 (en) Thin-film device having barrier film and manufacturing method thereof
US9202896B2 (en) TFT, method of manufacturing the TFT, and method of manufacturing organic light emitting display device including the TFT
US20150214249A1 (en) Array Substrate, Display Device and Manufacturing Method
US10658446B2 (en) Method for manufacturing OLED backplane comprising active layer formed of first, second, and third oxide semiconductor layers
WO2018040608A1 (en) Oxide thin-film transistor and preparation method therefor, array substrate, and display device
CN103545221B (en) Metal oxide thin-film transistor and preparation method thereof
US9704998B2 (en) Thin film transistor and method of manufacturing the same, display substrate, and display apparatus
US20160343739A1 (en) Thin film transistor, method of manufacturing thin film transistor, array substrate and display device
US9171941B2 (en) Fabricating method of thin film transistor, fabricating method of array substrate and display device
JP2007150156A (en) Transistor and method of manufacturing same
US10108291B2 (en) Fabrication method of an array substrate
CN103794652A (en) Metal-oxide semiconductor thin film transistor and manufacturing method thereof
TW201225279A (en) Organic light-emitting display device and method of manufacturing the same
US10777581B2 (en) Method for manufacturing IGZO thin-film transistor
US9484468B2 (en) Thin film transistor and manufacturing method thereof, array substrate, and display apparatus
WO2018133344A1 (en) Thin-film transistor and preparation method therefor, display panel and display device
WO2016086608A1 (en) Thin-film transistor and preparation method therefor, array substrate and display device
KR20130113972A (en) Method for manufacturing oxide thin film transistor
WO2019015004A1 (en) Array substrate, manufacturing method therefor, and display device
US10304959B2 (en) Array substrate, display device, and method of manufacturing the same
JP2013004849A (en) Thin film transistor manufacturing method and roll thin film transistor

Legal Events

Date Code Title Description
AS Assignment

Owner name: SOUTH CHINA UNIVERSITY OF TECHNOLOGY, CHINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YUAN, GUANGCAI;YAN, LIANGCHEN;XU, XIAOGUANG;AND OTHERS;REEL/FRAME:039559/0909

Effective date: 20160818

Owner name: BOE TECHNOLOGY GROUP CO., LTD., CHINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YUAN, GUANGCAI;YAN, LIANGCHEN;XU, XIAOGUANG;AND OTHERS;REEL/FRAME:039559/0909

Effective date: 20160818

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: FINAL REJECTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION