US20170148943A1 - Low-cost high-efficiency solar module using epitaxial si thin-film absorber and double-sided heterojunction solar cell with integrated module fabrication - Google Patents
Low-cost high-efficiency solar module using epitaxial si thin-film absorber and double-sided heterojunction solar cell with integrated module fabrication Download PDFInfo
- Publication number
- US20170148943A1 US20170148943A1 US15/366,983 US201615366983A US2017148943A1 US 20170148943 A1 US20170148943 A1 US 20170148943A1 US 201615366983 A US201615366983 A US 201615366983A US 2017148943 A1 US2017148943 A1 US 2017148943A1
- Authority
- US
- United States
- Prior art keywords
- layer
- electrode
- heavily doped
- photovoltaic
- solar cell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000010409 thin film Substances 0.000 title description 19
- 238000004519 manufacturing process Methods 0.000 title description 14
- 239000006096 absorbing agent Substances 0.000 title description 3
- 229910021419 crystalline silicon Inorganic materials 0.000 claims abstract description 73
- 229910021417 amorphous silicon Inorganic materials 0.000 claims abstract description 64
- 239000011521 glass Substances 0.000 claims abstract description 44
- 238000000034 method Methods 0.000 claims description 66
- 238000002161 passivation Methods 0.000 claims description 32
- 239000002998 adhesive polymer Substances 0.000 claims description 25
- 238000005229 chemical vapour deposition Methods 0.000 claims description 13
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 7
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 7
- 229910000679 solder Inorganic materials 0.000 claims description 7
- OLXNZDBHNLWCNK-UHFFFAOYSA-N [Pb].[Sn].[Ag] Chemical compound [Pb].[Sn].[Ag] OLXNZDBHNLWCNK-UHFFFAOYSA-N 0.000 claims description 4
- NIXOWILDQLNWCW-UHFFFAOYSA-N acrylic acid group Chemical group C(C=C)(=O)O NIXOWILDQLNWCW-UHFFFAOYSA-N 0.000 claims description 4
- 239000005038 ethylene vinyl acetate Substances 0.000 claims description 4
- 239000004033 plastic Substances 0.000 claims description 4
- 229920003023 plastic Polymers 0.000 claims description 4
- 229920000515 polycarbonate Polymers 0.000 claims description 4
- 239000004417 polycarbonate Substances 0.000 claims description 4
- 229920000098 polyolefin Polymers 0.000 claims description 4
- 239000004065 semiconductor Substances 0.000 abstract description 6
- 210000004027 cell Anatomy 0.000 description 116
- 239000000758 substrate Substances 0.000 description 48
- 229910052751 metal Inorganic materials 0.000 description 34
- 239000002184 metal Substances 0.000 description 34
- 239000010408 film Substances 0.000 description 32
- 229920000642 polymer Polymers 0.000 description 26
- 235000012431 wafers Nutrition 0.000 description 18
- 230000001681 protective effect Effects 0.000 description 13
- 238000010586 diagram Methods 0.000 description 12
- 238000003475 lamination Methods 0.000 description 12
- 229910021426 porous silicon Inorganic materials 0.000 description 10
- 239000000126 substance Substances 0.000 description 9
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 8
- 238000000151 deposition Methods 0.000 description 8
- 239000000463 material Substances 0.000 description 8
- 230000015572 biosynthetic process Effects 0.000 description 7
- 238000005755 formation reaction Methods 0.000 description 7
- 239000007789 gas Substances 0.000 description 7
- 239000012535 impurity Substances 0.000 description 7
- 230000006798 recombination Effects 0.000 description 7
- 238000005215 recombination Methods 0.000 description 7
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 6
- 238000012546 transfer Methods 0.000 description 6
- 239000000969 carrier Substances 0.000 description 5
- 238000002955 isolation Methods 0.000 description 5
- 238000001039 wet etching Methods 0.000 description 5
- 238000005530 etching Methods 0.000 description 4
- 239000011787 zinc oxide Substances 0.000 description 4
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 3
- 230000007547 defect Effects 0.000 description 3
- 239000002019 doping agent Substances 0.000 description 3
- 238000001312 dry etching Methods 0.000 description 3
- 238000001704 evaporation Methods 0.000 description 3
- 230000008020 evaporation Effects 0.000 description 3
- VEXZGXHMUGYJMC-UHFFFAOYSA-N Hydrochloric acid Chemical compound Cl VEXZGXHMUGYJMC-UHFFFAOYSA-N 0.000 description 2
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 238000010521 absorption reaction Methods 0.000 description 2
- 230000002378 acidificating effect Effects 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 150000001805 chlorine compounds Chemical class 0.000 description 2
- 239000006059 cover glass Substances 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 230000007613 environmental effect Effects 0.000 description 2
- 238000009432 framing Methods 0.000 description 2
- 238000002386 leaching Methods 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- 229920002620 polyvinyl fluoride Polymers 0.000 description 2
- 238000005086 pumping Methods 0.000 description 2
- 238000007650 screen-printing Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- 238000005476 soldering Methods 0.000 description 2
- 239000000243 solution Substances 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 238000009966 trimming Methods 0.000 description 2
- 229960001296 zinc oxide Drugs 0.000 description 2
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 229910003818 SiH2Cl2 Inorganic materials 0.000 description 1
- -1 SiH4 Chemical class 0.000 description 1
- 229910006854 SnOx Inorganic materials 0.000 description 1
- 239000000654 additive Substances 0.000 description 1
- 239000000443 aerosol Substances 0.000 description 1
- 239000012670 alkaline solution Substances 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 238000003486 chemical etching Methods 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 239000000356 contaminant Substances 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000010292 electrical insulation Methods 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 238000010894 electron beam technology Methods 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 239000002803 fossil fuel Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 125000004435 hydrogen atom Chemical class [H]* 0.000 description 1
- IXCSERBJSXMMFS-UHFFFAOYSA-N hydrogen chloride Substances Cl.Cl IXCSERBJSXMMFS-UHFFFAOYSA-N 0.000 description 1
- 229910000041 hydrogen chloride Inorganic materials 0.000 description 1
- 238000005984 hydrogenation reaction Methods 0.000 description 1
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 1
- 229910052742 iron Inorganic materials 0.000 description 1
- 230000001788 irregular Effects 0.000 description 1
- 230000031700 light absorption Effects 0.000 description 1
- 238000011068 loading method Methods 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 238000001883 metal evaporation Methods 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 229910017604 nitric acid Inorganic materials 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 238000005036 potential barrier Methods 0.000 description 1
- 239000002243 precursor Substances 0.000 description 1
- 238000007639 printing Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000010926 purge Methods 0.000 description 1
- 238000004064 recycling Methods 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 238000007789 sealing Methods 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 238000002230 thermal chemical vapour deposition Methods 0.000 description 1
- XOLBLPGZBRYERU-UHFFFAOYSA-N tin dioxide Chemical compound O=[Sn]=O XOLBLPGZBRYERU-UHFFFAOYSA-N 0.000 description 1
- 229910001887 tin oxide Inorganic materials 0.000 description 1
- 230000005641 tunneling Effects 0.000 description 1
- 238000003631 wet chemical etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
- H01L31/072—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type
- H01L31/0745—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type comprising a AIVBIV heterojunction, e.g. Si/Ge, SiGe/Si or Si/SiC solar cells
- H01L31/0747—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type comprising a AIVBIV heterojunction, e.g. Si/Ge, SiGe/Si or Si/SiC solar cells comprising a heterojunction of crystalline and amorphous materials, e.g. heterojunction with intrinsic thin layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0216—Coatings
- H01L31/02161—Coatings for devices characterised by at least one potential jump barrier or surface barrier
- H01L31/02167—Coatings for devices characterised by at least one potential jump barrier or surface barrier for solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0236—Special surface textures
- H01L31/02363—Special surface textures of the semiconductor body itself, e.g. textured active layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
- H01L31/0352—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions
- H01L31/035272—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions characterised by at least one potential jump barrier or surface barrier
- H01L31/03529—Shape of the potential jump barrier or surface barrier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/042—PV modules or arrays of single PV cells
- H01L31/048—Encapsulation of modules
- H01L31/0488—Double glass encapsulation, e.g. photovoltaic cells arranged between front and rear glass sheets
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/042—PV modules or arrays of single PV cells
- H01L31/05—Electrical interconnection means between PV cells inside the PV module, e.g. series connection of PV cells
- H01L31/0504—Electrical interconnection means between PV cells inside the PV module, e.g. series connection of PV cells specially adapted for series or parallel connection of solar cells in a module
- H01L31/0508—Electrical interconnection means between PV cells inside the PV module, e.g. series connection of PV cells specially adapted for series or parallel connection of solar cells in a module the interconnection means having a particular shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
- H01L31/072—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type
- H01L31/0725—Multiple junction or tandem solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
- H01L31/072—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type
- H01L31/0745—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type comprising a AIVBIV heterojunction, e.g. Si/Ge, SiGe/Si or Si/SiC solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/1804—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic Table
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/1892—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof methods involving the use of temporary, removable substrates
- H01L31/1896—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof methods involving the use of temporary, removable substrates for thin-film semiconductors
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/547—Monocrystalline silicon PV cells
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Definitions
- This disclosure is generally related to solar cells. More specifically, this disclosure is related to a solar cell module based on double-sided heterojunction solar cells with epitaxial Si thin-film absorber.
- a solar cell converts light into electricity using the photoelectric effect.
- a typical single p-n junction structure includes a p-type doped layer and an n-type doped layer.
- Solar cells with a single p-n junction can be homojunction solar cells or heterojunction solar cells. If both the p-doped and n-doped layers are made of similar materials (materials with equal band gaps), the solar cell is called a homojunction solar cell.
- a heterojunction solar cell includes at least two layers of materials of different bandgaps.
- a p-i-n/n-i-p structure includes a p-type doped layer, an n-type doped layer, and an intrinsic (undoped) semiconductor layer (the i-layer) sandwiched between the p-layer and the n-layer.
- a multi-junction structure includes multiple single-junction structures of different bandgaps stacked on top of one another.
- a solar cell In a solar cell, light is absorbed near the p-n junction generating carriers. The carriers diffuse into the p-n junction and are separated by the built-in electric field, thus producing an electrical current across the device and external circuitry.
- An important metric in determining a solar cell's quality is its energy-conversion efficiency, which is defined as the ratio between power converted (from absorbed light to electrical energy) and power collected when the solar cell is connected to an electrical circuit.
- FIG. 1 presents a diagram illustrating an exemplary SHJ solar cell (prior art).
- SHJ solar cell 100 includes front electrodes 102 , an n + amorphous-silicon (n + a-Si) emitter layer 104 , an intrinsic a-Si layer 106 , a p-type doped crystalline-Si (c-Si) substrate 108 , and an Al backside electrode 110 .
- Arrows in FIG. 1 indicate incident sunlight.
- a-Si layer 106 can be used to reduce the surface recombination velocity by creating a barrier for minority carriers.
- the a-Si layer 106 also passivates the surface of c-Si layer 108 by repairing the existing Si dangling bonds.
- n + a-Si emitter layer 104 can be much thinner compared to that of a homojunction solar cell.
- SHJ solar cells can provide a higher efficiency with higher open-circuit voltage (V oc ) and larger short-circuit current (J sc ).
- Fuhs et al. first reported a hetero-structure based on a-Si and c-Si that generates photocurrent in 1974 (see W. Fuhs et al., “ Heterojunctions of Amorphous Silicon & Silicon Single Crystal ,” Int. Conf., Tetrahedrally Bonded Amorphous Semiconductors, Yorktown Hts., N.Y., (1974), pp. 345-350).
- U.S. Pat. No. 4,496,788 disclosed a heterojunction type solar cell based on stacked a-Si and c-Si wafers.
- HIT heterojunction with intrinsic thin layer
- solar cell which includes an intrinsic a-Si layer interposed between a-Si and c-Si layers
- U.S. Pat. No. 5,213,628 was disclosed by U.S. Pat. No. 5,213,628.
- all these SHJ solar cells are based on a crystalline-Si substrate whose thickness can be between 200 ⁇ m and 300 ⁇ m. Due to the soaring cost of Si material, the existence of such a thick c-Si substrate significantly increases the manufacture cost of existing SHJ solar cells.
- a solution is to epitaxially grow a c-Si thin film on a low-cost MG-Si wafer, thus eliminating the need for c-Si wafers.
- a solution has its own limitations in terms of solar cell efficiency.
- the light passing through the active epitaxial c-Si film will be subsequently absorbed by the MG-Si substrate, thus limiting the amount of generated J sc .
- the lack of effective passivation between the back surface of the c-Si film and the MG-Si substrate limits the V oc as well as J sc due to the significant back surface minority carrier recombination.
- One approach to achieve a low-cost and high-efficiency solar cell is to transfer solar cells epitaxially grown on a semiconductor grade c-Si wafer to a low-cost substrate.
- a process can still consume the c-Si wafer during the transfer.
- the wafer thickness needs to be more than 500 ⁇ m to ensure effective transfer and minimum wafer breakage, making cost an issue.
- the solar cell includes a frontside glass cover, a backside glass cover situated below the frontside glass cover, and a number of solar cells situated between the frontside glass cover and the backside glass cover.
- Each solar cell includes a semiconductor multilayer structure situated below the frontside glass cover, including: a frontside electrode grid, a first layer of heavily doped amorphous Si (a-Si) situated below the frontside electrode, a layer of lightly doped crystalline-Si (c-Si) situated below the first layer of heavily doped a-Si, and a layer of heavily doped c-Si situated below the lightly doped c-Si layer.
- the solar cell also includes a second layer of heavily doped a-Si situated below the multilayer structure, and a backside electrode situated below the second layer of heavily doped a-Si.
- the multilayer structure is epitaxially grown on the surface of a metallurgical-Si (MG-Si) substrate.
- the MG-Si substrate further comprises a layer of porous Si.
- the MG-Si substrate is removed prior to the formation of the second layer of heavily doped a-Si using one or more of the following techniques: chemical etching, applying a shear or piezoelectric force, applying a temperature gradient, applying an ultra/mega-sonic force, applying a tensile or compressive mechanical force, and pumping a pressurized gas into the porous Si layer.
- At least one side of the lightly doped c-Si layer is textured.
- the solar cell module further includes a first adhesive polymer layer situated between the frontside glass cover and the solar cells.
- the adhesive polymer layer, the frontside glass cover, and the solar cells are laminated together by applying heat and pressure.
- the solar cell module includes a layer of frontside metal wires situated between the frontside electrode grid and the polymer layer.
- the frontside metal wires are soldered to the frontside electrode grid during the lamination process.
- the refractive index of the polymer matches the glass's refractive index.
- the solar cell module includes a second adhesive polymer layer situated between the backside glass cover and the backside electrode.
- the backside electrode comprises Ag or Al finger grid.
- the solar cell module includes a layer of backside metal wires situated between the backside electrode grid and the second polymer layer.
- the backside metal wires are aligned to corresponding frontside metal wires, thereby forming an electrical connection between adjacent solar cells.
- the frontside glass region between individual solar cells is protected by a mask during a subsequent fabrication process.
- each solar cell further comprises at least one layer of transparent conductive oxide (TCO) material situated between an electrode and a heavily doped a-Si layer.
- TCO transparent conductive oxide
- the lightly doped crystalline-Si layer is deposited using a CVD technique.
- the thickness of the lightly doped crystalline-Si layer is between 5 ⁇ m and 100 ⁇ m, and the doping concentration for the lightly doped crystalline-Si layer is between 1 ⁇ 10 16 /cm 3 and 1 ⁇ 10 17 /cm 3 .
- At least one heavily doped a-Si layer is deposited using a CVD technique.
- the thickness of the at least one heavily doped a-Si layer is between 10 nm and 50 nm, and the doping concentration for the at least one heavily doped a-Si layer is between 1 ⁇ 10 17 /cm 3 and 1 ⁇ 10 20 /cm 3 .
- the heavily doped and lightly doped c-Si layers are n-type doped, wherein the first heavily doped a-Si layer is p-type doped, and wherein the second heavily doped a-Si layer is n-type doped.
- the heavily doped crystalline-Si layer acts as a back-surface-field (BSF) layer.
- the heavily doped crystalline-Si layer is deposited using a chemical-vapor-deposition (CVD) technique.
- the thickness of the heavily doped crystalline-Si layer is between 1 ⁇ m and 10 ⁇ m.
- the doping concentration for the heavily doped crystalline-Si layer is between 1 ⁇ 10 17 /cm 3 and 1 ⁇ 10 20 /cm 3 .
- the solar cell module includes at least one passivation layer on at least one side of the lightly doped c-Si layer.
- the thickness of the passivation layer is between 1 nm and 10 nm, and the passivation layer includes at least one of: undoped a-Si and SiO x .
- FIG. 1 presents a diagram illustrating an exemplary SHJ solar cell (prior art).
- FIG. 2 presents a diagram illustrating the process of fabricating a heterojunction multilayer structure in accordance with an embodiment of the present invention.
- 2 A illustrates a MG-Si substrate.
- 2 B illustrates a porous Si bi-layer structure is formed on the surface of MG-Si substrate.
- 2 C illustrates a thin layer of heavily doped crystalline-Si thin film grown on top of the porous layer.
- 2 D illustrates a layer of lightly doped crystalline-Si base film grown on top of the heavily doped crystalline-Si thin film.
- 2 E illustrates that the surface of the base film is textured.
- 2 F illustrates a passivation layer deposited on top of the base film.
- 2 G illustrates a heavily doped a-Si emitter layer deposited on the passivation layer.
- 2 H illustrates a layer of transparent-conducting-oxide (TCO) deposited on top of the a-Si emitter layer.
- TCO transparent-conducting-oxide
- 2 I illustrates that the edge isolation process is performed to each individual solar cell.
- 2 J illustrates a frontside electrode grid formed on top of the TCO layer.
- FIG. 3 presents a diagram illustrating the process of transferring the multilayer structure to a glass cover in accordance with an embodiment of the present invention.
- 3 A illustrates multiple heterojunction multilayer structures arranged in a modular configuration.
- 3 B illustrates a layer of metal wires/mesh laid on top of each multilayer structure.
- 3 C illustrates an adhesive polymer layer placed on top of all multilayer structures embedding the metal wires/mesh.
- 3 D illustrates a frontside glass cover/superstrate placed on top of adhesive polymer layer.
- 3 E illustrates the side view of a solar cell module after the lamination of a front cover glass.
- 3 F illustrates a vacuum chuck applied to frontside glass cover and a vacuum chuck applied to the backside of each multilayer structure.
- FIG. 4 presents a diagram illustrating the process of fabricating backside heterojunctions in accordance with an embodiment of the present invention.
- 4 A shows the flipped solar module.
- 4 B illustrates that the backside of the solar cell is textured.
- 4 C illustrates a protective “mask” applied to the solar cell module.
- 4 D illustrates an ultra-thin backside passivation layer deposited on the textured back surface of the solar cell.
- 4 E illustrates a heavily doped a-Si layer deposited on top of backside passivation layer.
- 4 F illustrates a TCO layer deposited on the heavily doped a-Si layer.
- 4 G illustrates a backside electrode formed on top of the TCO layer.
- 4 H illustrates the removal of the protective mask.
- FIG. 5 presents a diagram illustrating a process of applying a backside protective cover to the solar cell module in accordance with an embodiment of the present invention.
- 5 A illustrates a partially finished solar cell module.
- 5 B illustrates a layer of metal wires/mesh pre-laid on the backside of each individual solar cell.
- 5 C illustrates a layer of adhesive polymer placed on the backside of module.
- 5 D illustrates a layer of protective backside cover placed on top of polymer layer.
- 5 E illustrates the side view of a completed solar cell module.
- FIG. 6 presents a diagram illustrating a process of fabricating a double-sided heterojunction single wafer solar cell in accordance with an embodiment of the present invention.
- 6 A illustrates a layer of metal wires/mesh pre-laid on top of a single-wafer frontside heterojunction multilayer structure.
- 6 B illustrates that the multilayer structure is attached to a layer of adhesive polymer.
- 6 C illustrates vacuum chucks attached to the polymer layer and the MG-Si substrate.
- 6 D illustrates the back side structures of the single wafer solar cell.
- 6 E illustrates the partial removal of the front side polymer layer.
- 6 F illustrates that the selected individual solar cells are arranged in a modular configuration.
- 6 G illustrates the lamination of a frontside glass superstrate and a backside protective cover.
- 6 H illustrates the framed solar module.
- Embodiments of the present invention provide a “double-sided” heterojunction solar cell module.
- a multilayer heterojunction structure is first grown on top of an MG-Si substrate.
- the multilayer structure includes a thin layer of heavily doped c-Si acting as a back-surface-field (BSF) layer, a layer of lightly doped c-Si on top of the heavily doped c-Si layer as a base layer, a thin layer of intrinsic a-Si acting as a passivation layer, and a layer of heavily doped a-Si as an emitter.
- BSF back-surface-field
- the multilayer structure includes a layer of transparent-conducting-oxide (TCO) and a frontside electrode grid.
- TCO transparent-conducting-oxide
- some embodiments transfer the multilayer structure to a glass cover and subsequently remove the MG-Si substrate.
- Some embodiments implement a low-cost modular process in which a number of fabricated multilayer structures are laminated to a glass cover with the assistance of an adhesive polymer layer. The removed substrate can be recycled for future fabrication. After the removal of the MG-Si substrates, a thin layer of intrinsic a-Si and a thin layer of heavily doped a-Si are deposited on the backside of the base films to effectively passivate the backside of the base films.
- a layer of TCO and a backside electrode are deposited, and a backside glass cover is laminated to finish the module fabrication.
- a layer of TCO and a backside electrode are deposited, and a backside glass cover is laminated to finish the module fabrication.
- Cu wires are pre-laid between the glass covers and the electrodes, and the soldering of the Cu wires to the electrodes is performed concurrently with the lamination process.
- FIG. 2 presents a diagram illustrating the process of fabricating a heterojunction multilayer structure in accordance with an embodiment of the present invention.
- an MG-Si substrate 200 is prepared. Because MG-Si is much cheaper than solar grade or semiconductor grade c-Si, solar cells based on MG-Si substrates have a significantly lower manufacture cost. The purity of MG-Si is usually between 98% and 99.99%. To ensure high efficiency of the subsequently fabricated solar cell, the starting MG-Si substrate ideally has a purity of 99.9% or better.
- a low-cost MG-Si wafer (with resistivity between 0.001 Ohm-cm and 0.1 Ohm-cm) undergoes an acidic chemical polish to remove any surface defects and to produce a smooth surface. In one embodiment, the acidic chemical polish process uses HF, HNO 3 , and other additives.
- Porous Si bi-layer structure 202 includes a low-porosity Si layer 204 and a high-porosity Si layer 206 .
- layer 204 has a porosity level between 15% and 30% and a thickness between 0.8 ⁇ m and 1.5 ⁇ m.
- layer 206 has a porosity level between 50% and 70% and a thickness between 0.1 ⁇ m and 0.3 ⁇ m.
- some embodiments etch the surface of the MG-Si wafer using an electrochemical etching technique which applies HF solution and a current.
- the desired Si porosity level and porous layer thickness can be achieved by controlling the current density.
- the combination of a layer with high porosity and a layer with low porosity ensures not only an easier separation of the substrate (requires high porosity beneath the surface) but also a high-quality epitaxial film growth (requires low porosity at the surface).
- Some embodiments form multiple porous Si layers on the surface of MG-Si substrate 200 .
- Operation 2 B also includes a process that can further purify the surface of the MG-Si wafer to ensure the quality of the subsequent epitaxial growth.
- MG-Si substrate 200 is baked at a temperature between 1100° C. and 1250° C. in a chemical-vapor-deposition (CVD) chamber filled with hydrogen (H 2 ) in order to remove native silicon-oxide in the substrate.
- CVD chemical-vapor-deposition
- H 2 hydrogen chloride
- HCl hydrogen chloride
- MG-Si substrate 200 can be either p-type doped or n-type doped. In one embodiment, MG-Si substrate is n-type doped. Also note that in addition to an MG-Si substrate, it is also possible to use a more expensive Floatzone, Caochralski, or solar grade wafer as a growth substrate.
- a thin layer of heavily doped (doping concentration greater than 1 ⁇ 10 17 /cm 3 ) c-Si thin film 210 is epitaxially grown on the surface of low-porosity Si layer 204 .
- Various methods can be used to epitaxially grow c-Si thin film 210 on MG-Si substrate 200 .
- c-Si thin film 210 is grown using a thermal CVD process.
- Various types of Si compounds, such as SiH 4 , SiH 2 Cl 2 , and SiHC 3 can be used as a precursor in the CVD process to form c-Si thin film 210 .
- SiHC 3 TCS is used due to its abundance and low cost.
- C-Si thin film 210 can be either p-type doped or n-type doped. In one embodiment, c-Si thin film 210 is n-type doped. The doping concentration of thin film 210 can be between 1 ⁇ 10 17 /cm 3 and 1 ⁇ 10 20 /cm 3 , and the thickness of thin film 202 can be between 1 ⁇ m and 10 ⁇ m. The doping level should not exceed a maximum limit, which may cause misfit dislocations in the film. C-Si thin film 210 is heavily doped to act as back-surface field (BSF), impurity barrier, and contaminant getter layer for reducing electron-hole recombination at the surface of the subsequently grown base film.
- BSF back-surface field
- a layer of lightly doped (doping concentration less than 1 ⁇ 10 17 /cm 3 ) c-Si base film 212 is epitaxially grown on top of thin film 210 .
- the growth process of base film 212 can be similar to that used for thin film 210 .
- base film 212 can be either p-type doped or n-type doped.
- base film 212 is lightly doped with an n-type dopant, such as phosphorus.
- the doping concentration of base film 212 can be between 1 ⁇ 10 16 /cm 3 and 1 ⁇ 10 17 /cm 3 , and the thickness of base film 212 can be between 5 ⁇ m and 100 ⁇ m.
- the surface of base film 212 is textured to maximize light absorption inside the solar cell, thus further enhancing efficiency.
- the surface texturing can be performed using various etching techniques including dry plasma etching and wet chemical etching.
- the etchants used in the dry plasma etching include, but are not limited to: SF 6 , F 2 , and NF 3 .
- the wet chemical etchant can be an alkaline solution.
- the shapes of the surface texture can be pyramids or inverted pyramids, which are randomly or regularly distributed on the surface of base film 212 .
- a passivation layer 214 is deposited on top of base film 212 .
- Passivation layer 214 can significantly reduce the density of surface minority-carrier recombination via hydrogenation passivation of surface defect states, as well as by the built-in heterojunction bandgap offset, hence resulting in higher solar cell efficiency.
- Passivation layer 214 can be formed using different materials such as intrinsic a-Si or silicon-oxide (SiO x ). Techniques used for forming passivation layer 214 include, but are not limited to: PECVD, sputtering, and electron beam (e-beam) evaporation.
- the thickness of passivation layer 214 can be between 2 nm and 10 nm.
- a mixture of SiH 4 and H 2 gases is injected into a PECVD chamber at a pressure of 250-750 mTorr, an RF power of 20-75 mW/cm 2 , and a temperature of 100-200° C. in order to form passivation layer 214 that includes intrinsic a-Si.
- emitter layer 216 In operation 2 G, a heavily doped a-Si layer is deposited on passivation layer 214 to form an emitter layer 216 .
- emitter layer 216 can be either n-type doped or p-type doped. In one embodiment, emitter layer 216 is heavily doped with a p-type dopant.
- the doping concentration of emitter layer 216 can be between 1 ⁇ 10 17 /cm 3 and 1 ⁇ 10 20 /cm 3 .
- the thickness of emitter layer 216 can be between 10 nm and 50 nm. Techniques used for depositing emitter layer 216 include PECVD.
- Some embodiments form emitter layer 216 by injecting a mixture of B 2 H 6 (or PH 3 ), SiH 4 and H 2 gases into a PECVD chamber operating at a pressure of 250-750 mTorr, an RF power of 20-75 mW/cm 2 , and a temperature of 125-250° C.
- the ultra-thin a-Si layer stack which includes passivation (intrinsic a-Si) layer 214 and heavily doped a-Si layer 216 , can improve the absorption efficiency of short wavelength incident light of the solar cell, thus leading to higher efficiency.
- a layer of transparent-conducting-oxide is deposited on top of emitter layer 216 to form a conductive anti-reflection layer 218 .
- TCO transparent-conducting-oxide
- examples of TCO include, but are not limited to: indium-tin-oxide (ITO), tin-oxide (SnO x ), aluminum doped zinc-oxide (ZnO:Al), or Ga doped zinc-oxide (ZnO:Ga).
- Techniques used for forming anti-reflection layer 218 include, but are not limited to: PECVD, sputtering, and e-beam evaporation.
- an edge isolation process is performed to each individual solar cell to ensure electrical insulation between emitter layer 216 and base film 212 .
- the edge isolation can be done using at least one of the following techniques: chemical wet etching, plasma dry etching, and laser scribing.
- frontside electrode grid 220 is formed on top of anti-reflection layer 218 .
- Frontside electrode grid 220 can be formed using various metal deposition techniques including, but not limited to: screen printing of Ag paste, aerosol printing of Ag ink, and e-beam evaporation.
- the formation of frontside electrode grid completes the fabrication of a multilayer structure with front heterojunction. It is important to ensure that an ohmic contact is formed between frontside electrode grid 220 and anti-reflection layer 218 by using a suitable work function. In some embodiments, a sorting process is performed after the completion of the heterojunction multilayer structure.
- FIG. 3 presents a diagram illustrating the process of transferring the multilayer structure to a glass cover in accordance with an embodiment of the present invention.
- module configuration 300 shown in FIG. 3A demonstrates a 6-cell configuration.
- Other configurations including different numbers of cells, such as 36, 72, and 96 cells, and different geometric configurations, such as a regular matrix formation or irregular formations, are also possible.
- each individual structure can be hold in place by a vacuum chuck with frontside electrode grid 304 facing up.
- FIG. 3A demonstrates the top view of modular configuration 300 .
- metal wires/mesh is laid on top of each multilayer structure to provide electrical connection to the frontside of the multilayer structure.
- metal wires/mesh 306 is placed in such a way that the wires run vertically across frontside electrode grid 304 .
- metal wires 306 include tin-lead-silver coated Cu wires.
- an adhesive polymer layer 308 is placed on top of all multilayer structures embedding the metal wires/mesh.
- the refractive index of adhesive polymer layer 308 matches that of a subsequently applied frontside glass cover.
- index-matching polymer include, but are not limited to: ethylene-vinyl acetate (EVA), acrylic, polycarbonate, polyolefin, and thermal plastic.
- a frontside glass cover/superstrate 310 is placed on top of adhesive polymer layer 308 , and heat and pressure are applied to cure polymer layer 308 .
- the multilayer structures are laminated on polymer layer 308 , and polymer layer 308 is laminated on frontside glass cover 310 .
- metal wires/mesh 306 is soldered to corresponding frontside electrode grid 304 , thus forming corresponding bus bars. Note that the one-step lamination and soldering process is a cost-effective way to realize electrical connection and the frontside protection of the solar cell module.
- the temperature for curing polymer layer 308 is between 150° C. and 180° C.
- FIG. 3E illustrates the side view of a solar cell module after the lamination of a front cover glass in accordance with an embodiment of the present invention. Note that the sequence of operations for achieving the configuration shown in FIG. 3E can be different than the sequence shown in FIGS. 3A-3D .
- polymer layer 308 and metal wires/mesh 306 are laid on the surface of frontside glass cover 310 sequentially, and the multilayer structures are flipped upside down to be placed on corresponding metal wires/mesh 306 .
- MG-Si substrate 200 is removed.
- a vacuum chuck 312 with uniform vacuum is applied to frontside glass cover 310 and a vacuum chuck 314 is applied to the backside of each multilayer structure in order to remove MG-Si substrate 200 via mechanical forces. Due to the existence of high porosity Si layer 206 , which forms a line of weakness, MG-Si substrate 200 can be separated from the rest of the multilayer structure 302 .
- Various techniques can be used to separate MG-Si substrate 200 from structure 302 , including but not limited to: chemical wet etching, applying shear or piezoelectric forces, applying a temperature gradient, applying ultra/mega-sonic resonance force, applying tensile or compressive mechanical forces, and pumping a pressurized gas (such as H 2 ) into the porous Si region.
- a pressurized gas such as H 2
- the detachment of MG-Si substrate 200 can be separately performed for each individual multilayer structure, or in a batch for the whole module. Detached MG-Si substrate 200 can be subsequently recycled and reused as a substrate for a new epitaxial growth, thus significantly reducing the cost of the solar cell fabrication process.
- Some embodiments use various etching methods, such as chemical wet etching, plasma dry etching, and chemical mechanical polishing, to etch off MG-Si substrate 200 . In these scenarios, the cost savings of recycling/reusing MG-Si substrate 200 are forfeited.
- FIG. 4 presents a diagram illustrating the process of fabricating backside heterojunctions in accordance with an embodiment of the present invention.
- the solar cell module is flipped over and the residual porous Si layer is removed to expose the backside of epitaxial c-Si films including BSF layer 210 .
- FIG. 4A only shows the cross section of one solar cell. It is advantageous to remove the residual porous Si layer because its high-density defects sites can result in increased minority carrier recombination at the back surface of the solar cell, thus reducing cell efficiency.
- Various etching techniques such as chemical wet etching, can be used to remove the residual porous Si layer.
- the backside of the solar cell is textured using either chemical wet etching or plasma dry etching techniques.
- the texturing can significantly improve the amount of light absorbed by c-Si films, including BSF layer 210 and base film 212 .
- Operation 4 C is an optional operation, during which a protective “mask” 402 is applied to the solar cell module.
- Mask 402 covers the entire solar cell module, including the polymer/glass regions between solar cells, except for the backside of individual solar cells.
- Protective mask 402 can be formed by a Tyflon® release paper which can subsequently be easily peeled off, or by a loading and unloading panel cartridge with cutouts.
- an ultra-thin backside passivation layer 404 is deposited.
- the material and techniques used to perform operation 4 D are similar to those of operation 2 F.
- passivation layer 404 can include intrinsic a-Si or SiO x .
- the thickness of backside passivation layer 404 can be between 2 nm and 10 nm.
- a heavily doped a-Si layer 406 is deposited on top of backside passivation layer 404 .
- the deposition process of a-Si layer 406 is similar to that of operation 2 G.
- heavily doped a-Si layer 406 can be n-type doped or p-type doped.
- heavily doped a-Si layer 406 is n-type doped.
- operations 4 D and 4 E are skipped, resulting in a single-sided heterojunction solar cell, which may have lower cell efficiency.
- the solar cell module can avoid the high temperature and high pressure PECVD process, thus preserving the integrity of frontside adhesive polymer layer 308 .
- a TCO layer 408 is deposited to make both an anti-reflection layer and a conductive layer.
- the process of forming TCO layer 408 is similar to operation 2 H.
- a backside electrode 410 is formed on top of TCO layer 408 .
- backside electrode 410 can be in a grid pattern instead of covering the whole backside.
- Techniques for depositing backside electrode 410 can include Ag or Al screen printing and metal evaporation.
- protective mask 402 is removed. Note that in cases where no protective mask is applied, an edge isolation operation, such as laser isolation, will be performed after operation 4 F to eliminate possible short circuits among the cells.
- FIG. 5 presents a diagram illustrating a process of applying a backside protective cover to the solar cell module in accordance with an embodiment of the present invention.
- a partially finished solar cell module 500 is placed with the backside of solar cells, such as solar cell 502 and solar cell 504 , facing upward, whereas glass cover/superstrate 506 is facing downward.
- metal wire/mesh 508 is placed on the backside of solar cell 502 , thus providing electrical access to the backside electrode of cell 502 .
- metal wires 508 include tin-lead-silver coated Cu wires. Note that all backside metal wires/meshes are placed in such a way that they are aligned to corresponding frontside metal wires/meshes to form a series of interconnected solar cells as required in a solar cell module arrangement. For example, metal mesh 508 is placed so that its solder tab 510 is directly contacting the solder tab of the frontside metal mesh of solar cell 504 , thus forming a series connection between solar cell 502 and solar cell 504 .
- a layer of adhesive polymer 512 is placed on the backside of module 500 .
- adhesive polymer layer 512 has a low refractive index and an excellent light transmission coefficient.
- Materials that can be used to form adhesive polymer layer 512 include, but are not limited to: ethylene-vinyl acetate (EVA), acrylic, polycarbonate, polyolefin, and thermal plastic.
- a layer of protective backside cover 514 is placed on top of polymer layer 512 , and heat and pressure are applied to concurrently cure polymer layer 512 and solder backside metal wires/mesh to the backside electrodes.
- Backside cover 514 can be formed using glass or a polymer, such as Tedlar®.
- Tedlar® a polymer, such as Tedlar®.
- the curing of polymer layer 512 results in the lamination of backside cover 514 to solar cell module 500 .
- the lamination process involves adhesion and vacuum sealing between frontside polymer layer 308 and backside polymer layer 512 .
- solar cell module 500 is sealed between the frontside glass superstrate and the backside cover, thus preventing damages caused by exposure to environmental factors.
- FIG. 5E illustrates the side view of a completed solar cell module in accordance with an embodiment of the present invention.
- FIG. 6 presents a diagram illustrating a process of fabricating a double-sided heterojunction single wafer solar cell in accordance with an embodiment of the present invention.
- a layer of metal wires/mesh 606 is pre-laid on top of a previously fabricated (after the completion of operation 2 J) single-wafer frontside heterojunction multilayer structure 602 , which is placed with its frontside electrode grid 604 facing upward.
- multilayer structure 602 is attached to a layer of adhesive polymer 608 via a lamination process.
- metal wires/mesh 606 is soldered to frontside electrode 604 .
- vacuum chucks are attached to polymer layer 608 and MG-Si substrate 612 to separate the MG-Si substrate from the epitaxial c-Si films.
- Techniques that can be used to separate MG-Si substrate 612 are similar to the ones used in operation 3 F.
- the single wafer solar cell undergoes backside processing similar to the ones in operations 4 A- 4 H to accomplish backside texturing, depositing a passivation layer 614 , depositing a heavily doped a-Si layer 616 , depositing a TCO layer 618 , and depositing a backside electrode grid 620 .
- the frontside polymer layer 608 is partially removed to expose the frontside metal wires/mesh 606 , thus enabling cell level testing and sorting.
- the selected individual solar cells are arranged in a modular configuration before applying a frontside polymer layer 622 , a backside metal wires/mesh 624 , and a backside polymer layer 626 .
- backside metal wires/mesh 624 is aligned to corresponding frontside metal wires/mesh in order to form a series of interconnected solar cells.
- a frontside glass superstrate 628 and a backside protective cover 630 which can be made of glass or Tedlar®, are laminated to the solar cell module via curing of polymer layers 622 and 626 .
- backside metal wires/mesh 624 is soldered to backside electrode grid 620 during the lamination process.
- a standard framing/trimming process and the formation of a junction box are performed to finish the manufacture of solar cell module 600 .
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Life Sciences & Earth Sciences (AREA)
- Sustainable Energy (AREA)
- Sustainable Development (AREA)
- Manufacturing & Machinery (AREA)
- Photovoltaic Devices (AREA)
Abstract
One embodiment of the present invention provides a double-sided heterojunction solar cell module. The solar cell includes a frontside glass cover, a backside glass cover situated below the frontside glass cover, and a number of solar cells situated between the frontside glass cover and the backside glass cover. Each solar cell includes a semiconductor multilayer structure situated below the frontside glass cover, including: a frontside electrode grid, a first layer of heavily doped amorphous Si (a-Si) situated below the frontside electrode, a layer of lightly doped crystalline-Si (c-Si) situated below the first layer of heavily doped a-Si, and a layer of heavily doped c-Si situated below the lightly doped c-Si layer. The solar cell also includes a second layer of heavily doped a-Si situated below the multilayer structure; and a backside electrode situated below the second layer of heavily doped a-Si.
Description
- This application is a continuation of, and hereby claims priority under 35 U.S.C §120 to, U.S. patent application Ser. No. 12/476,991, Attorney Docket Number P48-1NUS, entitled “Low-Cost High-Efficiency Solar Module Using Epitaxial Si Thin-Film Absorber and Double-Sided Heterojunction Solar Cell with Integrated Module Fabrication,” by inventors Jiunn Benjamin Heng, Chentao Yu, Zheng Xu, Jianming Fu, and Peijun Ding, filed 2 Jun. 2009, which claims the benefit of U.S. Provisional Application No. 61/183,308, Attorney Docket Number SSP09-1007PSP, entitled “High Efficiency, Low Cost Photovoltaic Modules Based on Thin Epitaxial Silicon and Substrate Reuse,” by inventors Jiunn Benjamin Heng, Chentao Yu, Zheng Xu, Jianming Fu, and Peijun Ding, filed 2 Jun. 2009, the disclosures of which are incorporated by reference herein.
- Field
- This disclosure is generally related to solar cells. More specifically, this disclosure is related to a solar cell module based on double-sided heterojunction solar cells with epitaxial Si thin-film absorber.
- Related Art
- The negative environmental impact caused by the use of fossil fuels and their rising cost have resulted in a dire need for cleaner, cheaper alternative energy sources. Among different forms of alternative energy sources, solar power has been favored for its cleanness and wide availability.
- A solar cell converts light into electricity using the photoelectric effect. There are several basic solar cell structures, including a single p-n junction, p-i-n/n-i-p, and multi-junction. A typical single p-n junction structure includes a p-type doped layer and an n-type doped layer. Solar cells with a single p-n junction can be homojunction solar cells or heterojunction solar cells. If both the p-doped and n-doped layers are made of similar materials (materials with equal band gaps), the solar cell is called a homojunction solar cell. In contrast, a heterojunction solar cell includes at least two layers of materials of different bandgaps. A p-i-n/n-i-p structure includes a p-type doped layer, an n-type doped layer, and an intrinsic (undoped) semiconductor layer (the i-layer) sandwiched between the p-layer and the n-layer. A multi-junction structure includes multiple single-junction structures of different bandgaps stacked on top of one another.
- In a solar cell, light is absorbed near the p-n junction generating carriers. The carriers diffuse into the p-n junction and are separated by the built-in electric field, thus producing an electrical current across the device and external circuitry. An important metric in determining a solar cell's quality is its energy-conversion efficiency, which is defined as the ratio between power converted (from absorbed light to electrical energy) and power collected when the solar cell is connected to an electrical circuit.
- For homojunction solar cells, minority-carrier recombination at the cell surface due to the existence of dangling bonds can significantly reduce the solar cell efficiency; thus, a good surface passivation process is needed. In addition, the relatively thick, heavily doped emitter layer, which is formed by dopant diffusion, can drastically reduce the absorption of short wavelength light. Comparatively, heterojunction solar cells, such as Si heterojunction (SHJ) solar cells, are advantageous.
FIG. 1 presents a diagram illustrating an exemplary SHJ solar cell (prior art). SHJsolar cell 100 includesfront electrodes 102, an n+ amorphous-silicon (n+ a-Si)emitter layer 104, an intrinsic a-Silayer 106, a p-type doped crystalline-Si (c-Si)substrate 108, and anAl backside electrode 110. Arrows inFIG. 1 indicate incident sunlight. Because there is an inherent bandgap offset between a-Silayer 106 and c-Si layer 108, a-Silayer 106 can be used to reduce the surface recombination velocity by creating a barrier for minority carriers. The a-Silayer 106 also passivates the surface of c-Si layer 108 by repairing the existing Si dangling bonds. Moreover, the thickness of n+ a-Siemitter layer 104 can be much thinner compared to that of a homojunction solar cell. Thus, SHJ solar cells can provide a higher efficiency with higher open-circuit voltage (Voc) and larger short-circuit current (Jsc). - Fuhs et al. first reported a hetero-structure based on a-Si and c-Si that generates photocurrent in 1974 (see W. Fuhs et al., “Heterojunctions of Amorphous Silicon & Silicon Single Crystal,” Int. Conf., Tetrahedrally Bonded Amorphous Semiconductors, Yorktown Hts., N.Y., (1974), pp. 345-350). U.S. Pat. No. 4,496,788 disclosed a heterojunction type solar cell based on stacked a-Si and c-Si wafers. The so-called HIT (heterojunction with intrinsic thin layer) solar cell, which includes an intrinsic a-Si layer interposed between a-Si and c-Si layers, was disclosed by U.S. Pat. No. 5,213,628. However, all these SHJ solar cells are based on a crystalline-Si substrate whose thickness can be between 200 μm and 300 μm. Due to the soaring cost of Si material, the existence of such a thick c-Si substrate significantly increases the manufacture cost of existing SHJ solar cells. To solve the problem of high cost incurred by c-Si wafers, a solution is to epitaxially grow a c-Si thin film on a low-cost MG-Si wafer, thus eliminating the need for c-Si wafers. However, such an approach has its own limitations in terms of solar cell efficiency. In a heterojunction solar cell with MG-Si substrate, the light passing through the active epitaxial c-Si film will be subsequently absorbed by the MG-Si substrate, thus limiting the amount of generated Jsc. In addition, the lack of effective passivation between the back surface of the c-Si film and the MG-Si substrate limits the Voc as well as Jsc due to the significant back surface minority carrier recombination.
- One approach to achieve a low-cost and high-efficiency solar cell is to transfer solar cells epitaxially grown on a semiconductor grade c-Si wafer to a low-cost substrate. However, such a process can still consume the c-Si wafer during the transfer. Moreover, the wafer thickness needs to be more than 500 μm to ensure effective transfer and minimum wafer breakage, making cost an issue.
- One embodiment of the present invention provides a double-sided heterojunction solar cell module. The solar cell includes a frontside glass cover, a backside glass cover situated below the frontside glass cover, and a number of solar cells situated between the frontside glass cover and the backside glass cover. Each solar cell includes a semiconductor multilayer structure situated below the frontside glass cover, including: a frontside electrode grid, a first layer of heavily doped amorphous Si (a-Si) situated below the frontside electrode, a layer of lightly doped crystalline-Si (c-Si) situated below the first layer of heavily doped a-Si, and a layer of heavily doped c-Si situated below the lightly doped c-Si layer. The solar cell also includes a second layer of heavily doped a-Si situated below the multilayer structure, and a backside electrode situated below the second layer of heavily doped a-Si.
- In a variation on the embodiment, the multilayer structure is epitaxially grown on the surface of a metallurgical-Si (MG-Si) substrate.
- In a further variation, the MG-Si substrate further comprises a layer of porous Si.
- In a further variation, the MG-Si substrate is removed prior to the formation of the second layer of heavily doped a-Si using one or more of the following techniques: chemical etching, applying a shear or piezoelectric force, applying a temperature gradient, applying an ultra/mega-sonic force, applying a tensile or compressive mechanical force, and pumping a pressurized gas into the porous Si layer.
- In a variation on the embodiment, at least one side of the lightly doped c-Si layer is textured.
- In a variation on the embodiment, the solar cell module further includes a first adhesive polymer layer situated between the frontside glass cover and the solar cells. The adhesive polymer layer, the frontside glass cover, and the solar cells are laminated together by applying heat and pressure.
- In a further variation, the solar cell module includes a layer of frontside metal wires situated between the frontside electrode grid and the polymer layer. The frontside metal wires are soldered to the frontside electrode grid during the lamination process.
- In a further variation, the refractive index of the polymer matches the glass's refractive index.
- In a variation on the embodiment, the solar cell module includes a second adhesive polymer layer situated between the backside glass cover and the backside electrode. The backside electrode comprises Ag or Al finger grid.
- In a further variation, the solar cell module includes a layer of backside metal wires situated between the backside electrode grid and the second polymer layer. The backside metal wires are aligned to corresponding frontside metal wires, thereby forming an electrical connection between adjacent solar cells.
- In a variation on the embodiment, the frontside glass region between individual solar cells is protected by a mask during a subsequent fabrication process.
- In a variation on the embodiment, each solar cell further comprises at least one layer of transparent conductive oxide (TCO) material situated between an electrode and a heavily doped a-Si layer.
- In a variation on the embodiment, the lightly doped crystalline-Si layer is deposited using a CVD technique. The thickness of the lightly doped crystalline-Si layer is between 5 μm and 100 μm, and the doping concentration for the lightly doped crystalline-Si layer is between 1×1016/cm3 and 1×1017/cm3.
- In a variation on the embodiment, at least one heavily doped a-Si layer is deposited using a CVD technique. The thickness of the at least one heavily doped a-Si layer is between 10 nm and 50 nm, and the doping concentration for the at least one heavily doped a-Si layer is between 1×1017/cm3 and 1×1020/cm3.
- In a variation on the embodiment, the heavily doped and lightly doped c-Si layers are n-type doped, wherein the first heavily doped a-Si layer is p-type doped, and wherein the second heavily doped a-Si layer is n-type doped.
- In a variation on the embodiment, the heavily doped crystalline-Si layer acts as a back-surface-field (BSF) layer. The heavily doped crystalline-Si layer is deposited using a chemical-vapor-deposition (CVD) technique. The thickness of the heavily doped crystalline-Si layer is between 1 μm and 10 μm. The doping concentration for the heavily doped crystalline-Si layer is between 1×1017/cm3 and 1×1020/cm3.
- In a variation on the embodiment, the solar cell module includes at least one passivation layer on at least one side of the lightly doped c-Si layer. The thickness of the passivation layer is between 1 nm and 10 nm, and the passivation layer includes at least one of: undoped a-Si and SiOx.
-
FIG. 1 presents a diagram illustrating an exemplary SHJ solar cell (prior art). -
FIG. 2 presents a diagram illustrating the process of fabricating a heterojunction multilayer structure in accordance with an embodiment of the present invention. 2A illustrates a MG-Si substrate. 2B illustrates a porous Si bi-layer structure is formed on the surface of MG-Si substrate. 2C illustrates a thin layer of heavily doped crystalline-Si thin film grown on top of the porous layer. 2D illustrates a layer of lightly doped crystalline-Si base film grown on top of the heavily doped crystalline-Si thin film. 2E illustrates that the surface of the base film is textured. 2F illustrates a passivation layer deposited on top of the base film. 2G illustrates a heavily doped a-Si emitter layer deposited on the passivation layer. 2H illustrates a layer of transparent-conducting-oxide (TCO) deposited on top of the a-Si emitter layer. 2I illustrates that the edge isolation process is performed to each individual solar cell. 2J illustrates a frontside electrode grid formed on top of the TCO layer. -
FIG. 3 presents a diagram illustrating the process of transferring the multilayer structure to a glass cover in accordance with an embodiment of the present invention. 3A illustrates multiple heterojunction multilayer structures arranged in a modular configuration. 3B illustrates a layer of metal wires/mesh laid on top of each multilayer structure. 3C illustrates an adhesive polymer layer placed on top of all multilayer structures embedding the metal wires/mesh. 3D illustrates a frontside glass cover/superstrate placed on top of adhesive polymer layer. 3E illustrates the side view of a solar cell module after the lamination of a front cover glass. 3F illustrates a vacuum chuck applied to frontside glass cover and a vacuum chuck applied to the backside of each multilayer structure. -
FIG. 4 presents a diagram illustrating the process of fabricating backside heterojunctions in accordance with an embodiment of the present invention. 4A shows the flipped solar module. 4B illustrates that the backside of the solar cell is textured. 4C illustrates a protective “mask” applied to the solar cell module. 4D illustrates an ultra-thin backside passivation layer deposited on the textured back surface of the solar cell. 4E illustrates a heavily doped a-Si layer deposited on top of backside passivation layer. 4F illustrates a TCO layer deposited on the heavily doped a-Si layer. 4G illustrates a backside electrode formed on top of the TCO layer. 4H illustrates the removal of the protective mask. -
FIG. 5 presents a diagram illustrating a process of applying a backside protective cover to the solar cell module in accordance with an embodiment of the present invention. 5A illustrates a partially finished solar cell module. 5B illustrates a layer of metal wires/mesh pre-laid on the backside of each individual solar cell. 5C illustrates a layer of adhesive polymer placed on the backside of module. 5D illustrates a layer of protective backside cover placed on top of polymer layer. 5E illustrates the side view of a completed solar cell module. -
FIG. 6 presents a diagram illustrating a process of fabricating a double-sided heterojunction single wafer solar cell in accordance with an embodiment of the present invention. 6A illustrates a layer of metal wires/mesh pre-laid on top of a single-wafer frontside heterojunction multilayer structure. 6B illustrates that the multilayer structure is attached to a layer of adhesive polymer. 6C illustrates vacuum chucks attached to the polymer layer and the MG-Si substrate. 6D illustrates the back side structures of the single wafer solar cell. 6E illustrates the partial removal of the front side polymer layer. 6F illustrates that the selected individual solar cells are arranged in a modular configuration. 6G illustrates the lamination of a frontside glass superstrate and a backside protective cover. 6H illustrates the framed solar module. - In the figures, like reference numerals refer to the same figure elements.
- The following description is presented to enable any person skilled in the art to make and use the embodiments, and is provided in the context of a particular application and its requirements. Various modifications to the disclosed embodiments will be readily apparent to those skilled in the art, and the general principles defined herein may be applied to other embodiments and applications without departing from the spirit and scope of the present disclosure. Thus, the present invention is not limited to the embodiments shown, but is to be accorded the widest scope consistent with the principles and features disclosed herein.
- Embodiments of the present invention provide a “double-sided” heterojunction solar cell module. To fabricate a double-sided heterojunction solar cell, a multilayer heterojunction structure is first grown on top of an MG-Si substrate. The multilayer structure includes a thin layer of heavily doped c-Si acting as a back-surface-field (BSF) layer, a layer of lightly doped c-Si on top of the heavily doped c-Si layer as a base layer, a thin layer of intrinsic a-Si acting as a passivation layer, and a layer of heavily doped a-Si as an emitter. In addition, the multilayer structure includes a layer of transparent-conducting-oxide (TCO) and a frontside electrode grid. In order to be able to passivate the backside of the base film, some embodiments transfer the multilayer structure to a glass cover and subsequently remove the MG-Si substrate. Some embodiments implement a low-cost modular process in which a number of fabricated multilayer structures are laminated to a glass cover with the assistance of an adhesive polymer layer. The removed substrate can be recycled for future fabrication. After the removal of the MG-Si substrates, a thin layer of intrinsic a-Si and a thin layer of heavily doped a-Si are deposited on the backside of the base films to effectively passivate the backside of the base films. Subsequently, a layer of TCO and a backside electrode are deposited, and a backside glass cover is laminated to finish the module fabrication. To provide electrical connection to and from a solar cell, Cu wires are pre-laid between the glass covers and the electrodes, and the soldering of the Cu wires to the electrodes is performed concurrently with the lamination process.
- Before being transferred to a frontside glass cover, which acts as a supporting structure for subsequent fabrication processes, a heterojunction multilayer structure is first formed on a low-cost MG-Si substrate.
FIG. 2 presents a diagram illustrating the process of fabricating a heterojunction multilayer structure in accordance with an embodiment of the present invention. - In operation 2A, an MG-
Si substrate 200 is prepared. Because MG-Si is much cheaper than solar grade or semiconductor grade c-Si, solar cells based on MG-Si substrates have a significantly lower manufacture cost. The purity of MG-Si is usually between 98% and 99.99%. To ensure high efficiency of the subsequently fabricated solar cell, the starting MG-Si substrate ideally has a purity of 99.9% or better. Prior to any fabrication processes, a low-cost MG-Si wafer (with resistivity between 0.001 Ohm-cm and 0.1 Ohm-cm) undergoes an acidic chemical polish to remove any surface defects and to produce a smooth surface. In one embodiment, the acidic chemical polish process uses HF, HNO3, and other additives. - In operation 2B, a porous Si bi-layer structure is formed on the surface of MG-
Si substrate 200. PorousSi bi-layer structure 202 includes a low-porosity Si layer 204 and a high-porosity Si layer 206. In some embodiments,layer 204 has a porosity level between 15% and 30% and a thickness between 0.8 μm and 1.5 μm. In some embodiments,layer 206 has a porosity level between 50% and 70% and a thickness between 0.1 μm and 0.3 μm. To constructbi-layer structure 202, some embodiments etch the surface of the MG-Si wafer using an electrochemical etching technique which applies HF solution and a current. The desired Si porosity level and porous layer thickness can be achieved by controlling the current density. The combination of a layer with high porosity and a layer with low porosity ensures not only an easier separation of the substrate (requires high porosity beneath the surface) but also a high-quality epitaxial film growth (requires low porosity at the surface). Some embodiments form multiple porous Si layers on the surface of MG-Si substrate 200. - Operation 2B also includes a process that can further purify the surface of the MG-Si wafer to ensure the quality of the subsequent epitaxial growth. In one embodiment, MG-
Si substrate 200 is baked at a temperature between 1100° C. and 1250° C. in a chemical-vapor-deposition (CVD) chamber filled with hydrogen (H2) in order to remove native silicon-oxide in the substrate. Afterwards, at approximately the same temperature, hydrogen chloride (HCl) gas is introduced inside the CVD chamber to leach out any residual metal impurities from MG-Si substrate 200, thus further preventing the impurities from diffusing into the subsequently grown c-Si thin films. Due to the fact that metal impurities, such as iron, have a high diffusion coefficient at this temperature, the metal impurities tend to migrate to the surface ofsubstrate 200, and react with the HCl gas to form volatile chloride compounds. The volatile chloride compounds can be effectively purged from the chamber using a purge gas, such as H2. Note that the metal-impurity leaching process can be carried out either in the CVD chamber, which is subsequently used for the growth of crystalline-Si thin films, or in another stand-alone furnace. The metal-impurity leaching process can take between 1 minute and 120 minutes. MG-Si substrate 200 can be either p-type doped or n-type doped. In one embodiment, MG-Si substrate is n-type doped. Also note that in addition to an MG-Si substrate, it is also possible to use a more expensive Floatzone, Caochralski, or solar grade wafer as a growth substrate. - In operation 2C, a thin layer of heavily doped (doping concentration greater than 1×1017/cm3) c-Si
thin film 210 is epitaxially grown on the surface of low-porosity Si layer 204. Various methods can be used to epitaxially grow c-Sithin film 210 on MG-Si substrate 200. In one embodiment, c-Sithin film 210 is grown using a thermal CVD process. Various types of Si compounds, such as SiH4, SiH2Cl2, and SiHC3, can be used as a precursor in the CVD process to form c-Sithin film 210. In one embodiment, SiHC3 (TCS) is used due to its abundance and low cost. C-Sithin film 210 can be either p-type doped or n-type doped. In one embodiment, c-Sithin film 210 is n-type doped. The doping concentration ofthin film 210 can be between 1×1017/cm3 and 1×1020/cm3, and the thickness ofthin film 202 can be between 1 μm and 10 μm. The doping level should not exceed a maximum limit, which may cause misfit dislocations in the film. C-Sithin film 210 is heavily doped to act as back-surface field (BSF), impurity barrier, and contaminant getter layer for reducing electron-hole recombination at the surface of the subsequently grown base film. - In operation 2D, a layer of lightly doped (doping concentration less than 1×1017/cm3) c-
Si base film 212 is epitaxially grown on top ofthin film 210. The growth process ofbase film 212 can be similar to that used forthin film 210. Similarly,base film 212 can be either p-type doped or n-type doped. In one embodiment,base film 212 is lightly doped with an n-type dopant, such as phosphorus. The doping concentration ofbase film 212 can be between 1×1016/cm3 and 1×1017/cm3, and the thickness ofbase film 212 can be between 5 μm and 100 μm. After film deposition, in operation 2E, the surface ofbase film 212 is textured to maximize light absorption inside the solar cell, thus further enhancing efficiency. The surface texturing can be performed using various etching techniques including dry plasma etching and wet chemical etching. The etchants used in the dry plasma etching include, but are not limited to: SF6, F2, and NF3. The wet chemical etchant can be an alkaline solution. The shapes of the surface texture can be pyramids or inverted pyramids, which are randomly or regularly distributed on the surface ofbase film 212. - In operation 2F, a
passivation layer 214 is deposited on top ofbase film 212.Passivation layer 214 can significantly reduce the density of surface minority-carrier recombination via hydrogenation passivation of surface defect states, as well as by the built-in heterojunction bandgap offset, hence resulting in higher solar cell efficiency.Passivation layer 214 can be formed using different materials such as intrinsic a-Si or silicon-oxide (SiOx). Techniques used for formingpassivation layer 214 include, but are not limited to: PECVD, sputtering, and electron beam (e-beam) evaporation. The thickness ofpassivation layer 214 can be between 2 nm and 10 nm. Note that such thickness is thin enough to allow tunneling of majority carriers, thus ensuring low series resistance of the solar cell. In some embodiments, a mixture of SiH4 and H2 gases is injected into a PECVD chamber at a pressure of 250-750 mTorr, an RF power of 20-75 mW/cm2, and a temperature of 100-200° C. in order to formpassivation layer 214 that includes intrinsic a-Si. - In operation 2G, a heavily doped a-Si layer is deposited on
passivation layer 214 to form anemitter layer 216. Depending on the doping type ofbase film 212,emitter layer 216 can be either n-type doped or p-type doped. In one embodiment,emitter layer 216 is heavily doped with a p-type dopant. The doping concentration ofemitter layer 216 can be between 1×1017/cm3 and 1×1020/cm3. The thickness ofemitter layer 216 can be between 10 nm and 50 nm. Techniques used for depositingemitter layer 216 include PECVD. Some embodiments formemitter layer 216 by injecting a mixture of B2H6 (or PH3), SiH4 and H2 gases into a PECVD chamber operating at a pressure of 250-750 mTorr, an RF power of 20-75 mW/cm2, and a temperature of 125-250° C. The ultra-thin a-Si layer stack, which includes passivation (intrinsic a-Si)layer 214 and heavily dopeda-Si layer 216, can improve the absorption efficiency of short wavelength incident light of the solar cell, thus leading to higher efficiency. - In operation 2H, a layer of transparent-conducting-oxide (TCO) is deposited on top of
emitter layer 216 to form aconductive anti-reflection layer 218. Examples of TCO include, but are not limited to: indium-tin-oxide (ITO), tin-oxide (SnOx), aluminum doped zinc-oxide (ZnO:Al), or Ga doped zinc-oxide (ZnO:Ga). Techniques used for forminganti-reflection layer 218 include, but are not limited to: PECVD, sputtering, and e-beam evaporation. - In operation 2I, an edge isolation process is performed to each individual solar cell to ensure electrical insulation between
emitter layer 216 andbase film 212. The edge isolation can be done using at least one of the following techniques: chemical wet etching, plasma dry etching, and laser scribing. - In operation 2J,
frontside electrode grid 220 is formed on top ofanti-reflection layer 218.Frontside electrode grid 220 can be formed using various metal deposition techniques including, but not limited to: screen printing of Ag paste, aerosol printing of Ag ink, and e-beam evaporation. The formation of frontside electrode grid completes the fabrication of a multilayer structure with front heterojunction. It is important to ensure that an ohmic contact is formed betweenfrontside electrode grid 220 andanti-reflection layer 218 by using a suitable work function. In some embodiments, a sorting process is performed after the completion of the heterojunction multilayer structure. - In order to passivate the backside of
base film 212, some embodiments of the present invention remove the MG-Si substrate and transfer the previously completed heterojunction multilayer structure to a glass cover.FIG. 3 presents a diagram illustrating the process of transferring the multilayer structure to a glass cover in accordance with an embodiment of the present invention. - In operation 3A, multiple previously fabricated heterojunction multilayer structures, including
structure 302, are arranged in amodular configuration 300. Various modular configurations can be applied. For example,module configuration 300 shown inFIG. 3A demonstrates a 6-cell configuration. Other configurations including different numbers of cells, such as 36, 72, and 96 cells, and different geometric configurations, such as a regular matrix formation or irregular formations, are also possible. Note that each individual structure can be hold in place by a vacuum chuck withfrontside electrode grid 304 facing up.FIG. 3A demonstrates the top view ofmodular configuration 300. - In operation 3B, a layer of metal wires/mesh is laid on top of each multilayer structure to provide electrical connection to the frontside of the multilayer structure. For example, metal wires/
mesh 306 is placed in such a way that the wires run vertically acrossfrontside electrode grid 304. In one embodiment,metal wires 306 include tin-lead-silver coated Cu wires. - In operation 3C, an
adhesive polymer layer 308 is placed on top of all multilayer structures embedding the metal wires/mesh. To ensure excellent light transmission, the refractive index ofadhesive polymer layer 308 matches that of a subsequently applied frontside glass cover. Examples of index-matching polymer include, but are not limited to: ethylene-vinyl acetate (EVA), acrylic, polycarbonate, polyolefin, and thermal plastic. - In operation 3D, a frontside glass cover/
superstrate 310 is placed on top ofadhesive polymer layer 308, and heat and pressure are applied to curepolymer layer 308. As the result of the curing, the multilayer structures are laminated onpolymer layer 308, andpolymer layer 308 is laminated onfrontside glass cover 310. In addition, during the lamination process, metal wires/mesh 306 is soldered to correspondingfrontside electrode grid 304, thus forming corresponding bus bars. Note that the one-step lamination and soldering process is a cost-effective way to realize electrical connection and the frontside protection of the solar cell module. In some embodiments, the temperature for curingpolymer layer 308 is between 150° C. and 180° C. -
FIG. 3E illustrates the side view of a solar cell module after the lamination of a front cover glass in accordance with an embodiment of the present invention. Note that the sequence of operations for achieving the configuration shown inFIG. 3E can be different than the sequence shown inFIGS. 3A-3D . In some embodiments,polymer layer 308 and metal wires/mesh 306 are laid on the surface offrontside glass cover 310 sequentially, and the multilayer structures are flipped upside down to be placed on corresponding metal wires/mesh 306. - Once the frontside of
multilayer structures 302 is protected, it is possible to perform layer transferring, during which MG-Si substrate 200 is removed. In operation 3F, avacuum chuck 312 with uniform vacuum is applied tofrontside glass cover 310 and avacuum chuck 314 is applied to the backside of each multilayer structure in order to remove MG-Si substrate 200 via mechanical forces. Due to the existence of highporosity Si layer 206, which forms a line of weakness, MG-Si substrate 200 can be separated from the rest of themultilayer structure 302. Various techniques can be used to separate MG-Si substrate 200 fromstructure 302, including but not limited to: chemical wet etching, applying shear or piezoelectric forces, applying a temperature gradient, applying ultra/mega-sonic resonance force, applying tensile or compressive mechanical forces, and pumping a pressurized gas (such as H2) into the porous Si region. Note that the detachment of MG-Si substrate 200 can be separately performed for each individual multilayer structure, or in a batch for the whole module. Detached MG-Si substrate 200 can be subsequently recycled and reused as a substrate for a new epitaxial growth, thus significantly reducing the cost of the solar cell fabrication process. Some embodiments use various etching methods, such as chemical wet etching, plasma dry etching, and chemical mechanical polishing, to etch off MG-Si substrate 200. In these scenarios, the cost savings of recycling/reusing MG-Si substrate 200 are forfeited. - After the detachment/removal of MG-Si substrates, the backside of the c-Si base films becomes accessible for passivation.
FIG. 4 presents a diagram illustrating the process of fabricating backside heterojunctions in accordance with an embodiment of the present invention. - In operation 4A, the solar cell module is flipped over and the residual porous Si layer is removed to expose the backside of epitaxial c-Si films including
BSF layer 210. For better demonstration,FIG. 4A only shows the cross section of one solar cell. It is advantageous to remove the residual porous Si layer because its high-density defects sites can result in increased minority carrier recombination at the back surface of the solar cell, thus reducing cell efficiency. Various etching techniques, such as chemical wet etching, can be used to remove the residual porous Si layer. - In operation 4B, the backside of the solar cell is textured using either chemical wet etching or plasma dry etching techniques. The texturing can significantly improve the amount of light absorbed by c-Si films, including
BSF layer 210 andbase film 212. - Operation 4C is an optional operation, during which a protective “mask” 402 is applied to the solar cell module.
Mask 402 covers the entire solar cell module, including the polymer/glass regions between solar cells, except for the backside of individual solar cells.Protective mask 402 can be formed by a Tyflon® release paper which can subsequently be easily peeled off, or by a loading and unloading panel cartridge with cutouts. - In operation 4D, an ultra-thin
backside passivation layer 404 is deposited. The material and techniques used to perform operation 4D are similar to those of operation 2F. For example,passivation layer 404 can include intrinsic a-Si or SiOx. The thickness ofbackside passivation layer 404 can be between 2 nm and 10 nm. - In operation 4E, a heavily doped
a-Si layer 406 is deposited on top ofbackside passivation layer 404. The deposition process ofa-Si layer 406 is similar to that of operation 2G. Depending on the doping type ofbase film 212, heavily dopeda-Si layer 406 can be n-type doped or p-type doped. In one embodiment, heavily dopeda-Si layer 406 is n-type doped. The formation of a heterojunction between the a-Si layers (layers 404 and 406) andbase film 212 creates a potential barrier for minority carriers at the backside ofbase film 212, thus effectively decreasing minority carrier recombination at the back surface. Consequently, higher solar cell efficiency (greater than 19.5%) can be achieved. In some embodiments, operations 4D and 4E are skipped, resulting in a single-sided heterojunction solar cell, which may have lower cell efficiency. However, by skipping the deposition of the a-Si stack (layers 404 and 406), the solar cell module can avoid the high temperature and high pressure PECVD process, thus preserving the integrity of frontsideadhesive polymer layer 308. - In operation 4F, a
TCO layer 408 is deposited to make both an anti-reflection layer and a conductive layer. The process of formingTCO layer 408 is similar to operation 2H. - In operation 4G, a
backside electrode 410 is formed on top ofTCO layer 408. In some embodiments,backside electrode 410 can be in a grid pattern instead of covering the whole backside. Techniques for depositingbackside electrode 410 can include Ag or Al screen printing and metal evaporation. - In operation 4H,
protective mask 402 is removed. Note that in cases where no protective mask is applied, an edge isolation operation, such as laser isolation, will be performed after operation 4F to eliminate possible short circuits among the cells. - After the fabrication of the backside heterojunction, a protective backside glass/polymer cover is applied to the backside of the solar cell module. The process of applying the backside glass/polymer cover is similar to that of the frontside glass cover.
FIG. 5 presents a diagram illustrating a process of applying a backside protective cover to the solar cell module in accordance with an embodiment of the present invention. - In operation 5A, a partially finished
solar cell module 500 is placed with the backside of solar cells, such assolar cell 502 andsolar cell 504, facing upward, whereas glass cover/superstrate 506 is facing downward. - In operation 5B, a layer of metal wires/mesh is pre-laid on the backside of each individual solar cell. For example, metal wire/
mesh 508 is placed on the backside ofsolar cell 502, thus providing electrical access to the backside electrode ofcell 502. In some embodiments,metal wires 508 include tin-lead-silver coated Cu wires. Note that all backside metal wires/meshes are placed in such a way that they are aligned to corresponding frontside metal wires/meshes to form a series of interconnected solar cells as required in a solar cell module arrangement. For example,metal mesh 508 is placed so that itssolder tab 510 is directly contacting the solder tab of the frontside metal mesh ofsolar cell 504, thus forming a series connection betweensolar cell 502 andsolar cell 504. - In operation 5C, a layer of
adhesive polymer 512 is placed on the backside ofmodule 500. Ideally,adhesive polymer layer 512 has a low refractive index and an excellent light transmission coefficient. Materials that can be used to formadhesive polymer layer 512 include, but are not limited to: ethylene-vinyl acetate (EVA), acrylic, polycarbonate, polyolefin, and thermal plastic. - In operation 5D, a layer of
protective backside cover 514 is placed on top ofpolymer layer 512, and heat and pressure are applied to concurrently curepolymer layer 512 and solder backside metal wires/mesh to the backside electrodes.Backside cover 514 can be formed using glass or a polymer, such as Tedlar®. The curing ofpolymer layer 512 results in the lamination ofbackside cover 514 tosolar cell module 500. In addition, the lamination process involves adhesion and vacuum sealing betweenfrontside polymer layer 308 andbackside polymer layer 512. As a result,solar cell module 500 is sealed between the frontside glass superstrate and the backside cover, thus preventing damages caused by exposure to environmental factors. Subsequently, a standard framing/trimming process and formation of a junction box are performed to finish the manufacture ofsolar cell module 500. In the end, the completed solar cell module is tested.FIG. 5E illustrates the side view of a completed solar cell module in accordance with an embodiment of the present invention. - In some embodiments, instead of using a modular process to fabricate the backside heterojunctions, a single wafer process is applied to fabricate individual solar cells before putting them into a module.
FIG. 6 presents a diagram illustrating a process of fabricating a double-sided heterojunction single wafer solar cell in accordance with an embodiment of the present invention. - In operation 6A, a layer of metal wires/
mesh 606 is pre-laid on top of a previously fabricated (after the completion of operation 2J) single-wafer frontsideheterojunction multilayer structure 602, which is placed with itsfrontside electrode grid 604 facing upward. - In operation 6B,
multilayer structure 602 is attached to a layer ofadhesive polymer 608 via a lamination process. During the lamination process, metal wires/mesh 606 is soldered tofrontside electrode 604. - In operation 6C, vacuum chucks are attached to
polymer layer 608 and MG-Si substrate 612 to separate the MG-Si substrate from the epitaxial c-Si films. Techniques that can be used to separate MG-Si substrate 612 are similar to the ones used in operation 3F. - In operation 6D, the single wafer solar cell undergoes backside processing similar to the ones in operations 4A-4H to accomplish backside texturing, depositing a
passivation layer 614, depositing a heavily dopeda-Si layer 616, depositing aTCO layer 618, and depositing abackside electrode grid 620. - In operation 6E, the
frontside polymer layer 608 is partially removed to expose the frontside metal wires/mesh 606, thus enabling cell level testing and sorting. - In operation 6F, the selected individual solar cells are arranged in a modular configuration before applying a
frontside polymer layer 622, a backside metal wires/mesh 624, and abackside polymer layer 626. Note that backside metal wires/mesh 624 is aligned to corresponding frontside metal wires/mesh in order to form a series of interconnected solar cells. - In operation 6G, a
frontside glass superstrate 628 and a backsideprotective cover 630, which can be made of glass or Tedlar®, are laminated to the solar cell module via curing ofpolymer layers mesh 624 is soldered tobackside electrode grid 620 during the lamination process. - In operation 6H, a standard framing/trimming process and the formation of a junction box are performed to finish the manufacture of
solar cell module 600. - The foregoing descriptions of various embodiments have been presented only for purposes of illustration and description. They are not intended to be exhaustive or to limit the present invention to the forms disclosed. Accordingly, many modifications and variations will be apparent to practitioners skilled in the art. Additionally, the above disclosure is not intended to limit the present invention.
Claims (20)
1. A solar module, comprising:
a first photovoltaic structure;
a second photovoltaic structure positioned adjacent to the first photovoltaic structure, wherein each of the first and second photovoltaic structures comprises a first electrode positioned on a first surface and a second electrode positioned on an opposite surface; and
wherein a solder tab of the first electrode of the first photovoltaic structure is in direct contact with a solder tab of the second electrode of the second photovoltaic structure, thereby enabling a serial connection between the first and second photovoltaic structures.
2. The solar module of claim 1 , further comprising:
a first cover; and
a second cover.
3. The solar module of claim 2 , further comprising:
a first adhesive polymer layer positioned between the first cover and the photovoltaic structures; and
a second adhesive polymer layer positioned between the second cover and the photovoltaic structures;
wherein the first and second adhesive polymer layers, the first and second covers, and the first and second photovoltaic structures are laminated together.
4. The solar module of claim 3 , wherein the first cover comprises glass, and wherein a refractive index of the first adhesive polymer layer matches a refractive index of the glass.
5. The solar module of claim 4 , wherein the first adhesive polymer layer comprises one or more selected from a group consisting of: ethylene-vinyl acetate (EVA), acrylic, polycarbonate, polyolefin, and thermal plastic.
6. The solar module of claim 1 , wherein each of the first and second photovoltaic structures comprises:
a lightly doped crystalline-Si layer positioned between the first and second electrodes;
a first heavily doped amorphous Si layer positioned between the first electrode and the lightly doped crystalline-Si layer; and
a second heavily doped amorphous Si layer positioned between the second electrode and the lightly doped crystalline-Si layer, wherein the first and second heavily doped amorphous Si layers have opposite conductive doping types.
7. The solar module of claim 6 , wherein each of the first and second photovoltaic structures further comprises at least one transparent conductive oxide layer positioned between an electrode and a heavily doped amorphous Si layer.
8. The solar module of claim 6 , wherein the lightly doped crystalline-Si layer is formed using a chemical vapor deposition technique, wherein a thickness of the lightly doped crystalline-Si layer is between 5 μm and 100 μm, and wherein a doping concentration for the lightly doped c-Si layer is between 1×1016/cm3 and 1×1017/cm3.
9. The solar module of claim 6 , wherein at least one heavily doped crystalline-Si layer is formed using a chemical vapor deposition technique, wherein a thickness of the at least one heavily doped crystalline-Si layer is between 10 nm and 50 nm, and wherein a doping concentration of the at least one heavily doped a-Si layer is between 1×1017/cm3 and 1×1020/cm3.
10. The solar module of claim 6 , wherein each of the first and second photovoltaic structures further comprises a passivation layer on at least one surface of the lightly doped crystalline-Si layer, wherein a thickness of the passivation layer is between 1 nm and 10 nm, and wherein the passivation layer includes at least one of: undoped a-Si and SiOx.
11. The solar module of claim 1 , wherein the first or second electrode comprises: Cu or tin-lead-silver coated Cu.
12. A solar panel, comprising:
a first cover;
a second cover; and
a plurality of photovoltaic structures positioned between the first and second covers, wherein a respective photovoltaic structure comprises a first electrode positioned on a first surface and a second electrode positioned on an opposite surface of the photovoltaic structure; and
wherein the plurality of photovoltaic structures are arranged in a way that a solder tab of the first electrode of a first photovoltaic structure is in direct contact with a solder tab of the second electrode of an adjacent photovoltaic structure, thereby enabling a serial connection between the first photovoltaic structure and the adjacent photovoltaic structure.
13. The solar panel of claim 12 , further comprising:
a first adhesive polymer layer positioned between the first cover and the plurality of photovoltaic structures; and
a second adhesive polymer layer positioned between the second cover and the plurality of photovoltaic structures;
wherein the first and second adhesive polymer layers, the first and second covers, and the plurality of photovoltaic structures are laminated together.
14. The solar panel of claim 13 , wherein the first or second adhesive polymer layer comprises one or more selected from a group consisting of: ethylene-vinyl acetate (EVA), acrylic, polycarbonate, polyolefin, and thermal plastic.
15. The solar panel of claim 13 , wherein the photovoltaic structure comprises:
a lightly doped crystalline-Si layer positioned between the first and second electrodes;
a first heavily doped amorphous Si layer positioned between the first electrode and the lightly doped crystalline-Si layer; and
a second heavily doped amorphous Si layer positioned between the second electrode and the lightly doped crystalline-Si layer, wherein the first and second heavily doped amorphous Si layers have opposite conductive doping types.
16. The solar panel of claim 15 , wherein the photovoltaic structure further comprises at least one transparent conductive oxide layer positioned between an electrode and a heavily doped amorphous Si layer.
17. The solar panel of claim 15 , wherein the lightly doped crystalline-Si layer is formed using a chemical vapor deposition technique, wherein a thickness of the lightly doped crystalline-Si layer is between 5 μm and 100 μm, and wherein a doping concentration for the lightly doped c-Si layer is between 1×1016/cm3 and 1×1017/cm3.
18. The solar panel of claim 15 , wherein at least one heavily doped crystalline-Si layer is formed using a chemical vapor deposition technique, wherein a thickness of the at least one heavily doped crystalline-Si layer is between 10 nm and 50 nm, and wherein a doping concentration of the at least one heavily doped a-Si layer is between 1×1017/cm3 and 1×1020/cm3.
19. The solar panel of claim 15 , wherein the photovoltaic structure further comprises a passivation layer on at least one surface of the lightly doped crystalline-Si layer, wherein a thickness of the passivation layer is between 1 nm and 10 nm, and wherein the passivation layer includes at least one of: undoped a-Si and SiOx.
20. The solar panel of claim 12 , wherein the first or second electrode comprises: Cu or tin-lead-silver coated Cu.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/366,983 US20170148943A1 (en) | 2009-06-02 | 2016-12-01 | Low-cost high-efficiency solar module using epitaxial si thin-film absorber and double-sided heterojunction solar cell with integrated module fabrication |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US18330809P | 2009-06-02 | 2009-06-02 | |
US12/476,991 US9537032B2 (en) | 2009-06-02 | 2009-06-02 | Low-cost high-efficiency solar module using epitaxial Si thin-film absorber and double-sided heterojunction solar cell with integrated module fabrication |
US15/366,983 US20170148943A1 (en) | 2009-06-02 | 2016-12-01 | Low-cost high-efficiency solar module using epitaxial si thin-film absorber and double-sided heterojunction solar cell with integrated module fabrication |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/476,991 Continuation US9537032B2 (en) | 2009-06-02 | 2009-06-02 | Low-cost high-efficiency solar module using epitaxial Si thin-film absorber and double-sided heterojunction solar cell with integrated module fabrication |
Publications (1)
Publication Number | Publication Date |
---|---|
US20170148943A1 true US20170148943A1 (en) | 2017-05-25 |
Family
ID=43218833
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/476,991 Active 2033-02-05 US9537032B2 (en) | 2009-06-02 | 2009-06-02 | Low-cost high-efficiency solar module using epitaxial Si thin-film absorber and double-sided heterojunction solar cell with integrated module fabrication |
US15/366,983 Abandoned US20170148943A1 (en) | 2009-06-02 | 2016-12-01 | Low-cost high-efficiency solar module using epitaxial si thin-film absorber and double-sided heterojunction solar cell with integrated module fabrication |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/476,991 Active 2033-02-05 US9537032B2 (en) | 2009-06-02 | 2009-06-02 | Low-cost high-efficiency solar module using epitaxial Si thin-film absorber and double-sided heterojunction solar cell with integrated module fabrication |
Country Status (1)
Country | Link |
---|---|
US (2) | US9537032B2 (en) |
Families Citing this family (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9502594B2 (en) | 2012-01-19 | 2016-11-22 | Alta Devices, Inc. | Thin-film semiconductor optoelectronic device with textured front and/or back surface prepared from template layer and etching |
US9012766B2 (en) | 2009-11-12 | 2015-04-21 | Silevo, Inc. | Aluminum grid as backside conductor on epitaxial silicon thin film solar cells |
DE102009053262A1 (en) * | 2009-11-13 | 2011-05-19 | Institut Für Solarenergieforschung Gmbh | A method for forming thin semiconductor layer substrates and method for producing a semiconductor device, in particular a solar cell, with such a semiconductor layer substrate |
US9214576B2 (en) | 2010-06-09 | 2015-12-15 | Solarcity Corporation | Transparent conducting oxide for photovoltaic devices |
US9773928B2 (en) | 2010-09-10 | 2017-09-26 | Tesla, Inc. | Solar cell with electroplated metal grid |
US9800053B2 (en) | 2010-10-08 | 2017-10-24 | Tesla, Inc. | Solar panels with integrated cell-level MPPT devices |
US9054256B2 (en) | 2011-06-02 | 2015-06-09 | Solarcity Corporation | Tunneling-junction solar cell with copper grid for concentrated photovoltaic application |
US11038080B2 (en) * | 2012-01-19 | 2021-06-15 | Utica Leaseco, Llc | Thin-film semiconductor optoelectronic device with textured front and/or back surface prepared from etching |
DE102012201284B4 (en) * | 2012-01-30 | 2018-10-31 | Ewe-Forschungszentrum Für Energietechnologie E. V. | Method for producing a photovoltaic solar cell |
WO2014055781A1 (en) | 2012-10-04 | 2014-04-10 | Silevo, Inc. | Photovoltaic devices with electroplated metal grids |
US9865754B2 (en) | 2012-10-10 | 2018-01-09 | Tesla, Inc. | Hole collectors for silicon photovoltaic cells |
US9281436B2 (en) | 2012-12-28 | 2016-03-08 | Solarcity Corporation | Radio-frequency sputtering system with rotary target for fabricating solar cells |
US9412884B2 (en) | 2013-01-11 | 2016-08-09 | Solarcity Corporation | Module fabrication of solar cells with low resistivity electrodes |
US9219174B2 (en) | 2013-01-11 | 2015-12-22 | Solarcity Corporation | Module fabrication of solar cells with low resistivity electrodes |
US10074755B2 (en) | 2013-01-11 | 2018-09-11 | Tesla, Inc. | High efficiency solar panel |
US9624595B2 (en) | 2013-05-24 | 2017-04-18 | Solarcity Corporation | Electroplating apparatus with improved throughput |
WO2015130672A1 (en) * | 2014-02-28 | 2015-09-03 | Applied Materials, Inc. | Silicon solar cells with epitaxial emitters |
US10309012B2 (en) | 2014-07-03 | 2019-06-04 | Tesla, Inc. | Wafer carrier for reducing contamination from carbon particles and outgassing |
EP3012874B1 (en) * | 2014-10-23 | 2023-12-20 | AZUR SPACE Solar Power GmbH | Integrated stacked multiple solar cell |
US9899546B2 (en) | 2014-12-05 | 2018-02-20 | Tesla, Inc. | Photovoltaic cells with electrodes adapted to house conductive paste |
US9947822B2 (en) | 2015-02-02 | 2018-04-17 | Tesla, Inc. | Bifacial photovoltaic module using heterojunction solar cells |
US20160359080A1 (en) | 2015-06-07 | 2016-12-08 | Solarcity Corporation | System, method and apparatus for chemical vapor deposition |
US9761744B2 (en) | 2015-10-22 | 2017-09-12 | Tesla, Inc. | System and method for manufacturing photovoltaic structures with a metal seed layer |
US9842956B2 (en) | 2015-12-21 | 2017-12-12 | Tesla, Inc. | System and method for mass-production of high-efficiency photovoltaic structures |
US9496429B1 (en) | 2015-12-30 | 2016-11-15 | Solarcity Corporation | System and method for tin plating metal electrodes |
US10115838B2 (en) | 2016-04-19 | 2018-10-30 | Tesla, Inc. | Photovoltaic structures with interlocking busbars |
US9748434B1 (en) | 2016-05-24 | 2017-08-29 | Tesla, Inc. | Systems, method and apparatus for curing conductive paste |
US9954136B2 (en) | 2016-08-03 | 2018-04-24 | Tesla, Inc. | Cassette optimized for an inline annealing system |
US10115856B2 (en) | 2016-10-31 | 2018-10-30 | Tesla, Inc. | System and method for curing conductive paste using induction heating |
US10672919B2 (en) | 2017-09-19 | 2020-06-02 | Tesla, Inc. | Moisture-resistant solar cells for solar roof tiles |
US11190128B2 (en) | 2018-02-27 | 2021-11-30 | Tesla, Inc. | Parallel-connected solar roof tile modules |
CN110555224B (en) * | 2019-01-02 | 2021-05-04 | 北京航空航天大学 | Wiring area environment constraint quantification method based on grid division |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040103937A1 (en) * | 2002-09-09 | 2004-06-03 | Interuniversitair Microelektronica Centrum (Imec) | Photovoltaic device |
US20050199279A1 (en) * | 2004-01-29 | 2005-09-15 | Sanyo Electric Co., Ltd. | Solar cell module |
US20060283496A1 (en) * | 2005-06-16 | 2006-12-21 | Sanyo Electric Co., Ltd. | Method for manufacturing photovoltaic module |
US20070283996A1 (en) * | 2006-06-13 | 2007-12-13 | Miasole | Photovoltaic module with insulating interconnect carrier |
US20090260689A1 (en) * | 2008-02-13 | 2009-10-22 | Hitachi Cable, Ltd. | Solar cell lead wire, method of making the same, and solar cell |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4567642A (en) * | 1984-09-28 | 1986-02-04 | The Standard Oil Company | Method of making photovoltaic modules |
US5286306A (en) * | 1992-02-07 | 1994-02-15 | Shalini Menezes | Thin film photovoltaic cells from I-III-VI-VII compounds |
JP2004193350A (en) * | 2002-12-11 | 2004-07-08 | Sharp Corp | Solar battery cell and its manufacturing method |
US7560750B2 (en) * | 2003-06-26 | 2009-07-14 | Kyocera Corporation | Solar cell device |
JP4232597B2 (en) * | 2003-10-10 | 2009-03-04 | 株式会社日立製作所 | Silicon solar cell and manufacturing method thereof |
US20060130891A1 (en) * | 2004-10-29 | 2006-06-22 | Carlson David E | Back-contact photovoltaic cells |
US7759158B2 (en) * | 2005-03-22 | 2010-07-20 | Applied Materials, Inc. | Scalable photovoltaic cell and solar panel manufacturing with improved wiring |
WO2007120197A2 (en) * | 2005-11-04 | 2007-10-25 | Dow Corning Corporation | Encapsulation of photovoltaic cells |
WO2008137966A2 (en) * | 2007-05-07 | 2008-11-13 | Robert Stancel | Structures for low cost, reliable solar roofing |
-
2009
- 2009-06-02 US US12/476,991 patent/US9537032B2/en active Active
-
2016
- 2016-12-01 US US15/366,983 patent/US20170148943A1/en not_active Abandoned
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040103937A1 (en) * | 2002-09-09 | 2004-06-03 | Interuniversitair Microelektronica Centrum (Imec) | Photovoltaic device |
US20050199279A1 (en) * | 2004-01-29 | 2005-09-15 | Sanyo Electric Co., Ltd. | Solar cell module |
US20060283496A1 (en) * | 2005-06-16 | 2006-12-21 | Sanyo Electric Co., Ltd. | Method for manufacturing photovoltaic module |
US20070283996A1 (en) * | 2006-06-13 | 2007-12-13 | Miasole | Photovoltaic module with insulating interconnect carrier |
US20090260689A1 (en) * | 2008-02-13 | 2009-10-22 | Hitachi Cable, Ltd. | Solar cell lead wire, method of making the same, and solar cell |
Non-Patent Citations (1)
Title |
---|
N. Hernandez-Como and A. Morales-Acevedo, "Hetero-junction (HIT) silicon solar cell model for AMPS-1D simulation," 2008 5th International Conference on Electrical Engineering, Computing Science and Automatic Control, Mexico City, 12-14 Nov. 2008, pp. 449-454. (Year: 2008) * |
Also Published As
Publication number | Publication date |
---|---|
US20100300506A1 (en) | 2010-12-02 |
US9537032B2 (en) | 2017-01-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20170148943A1 (en) | Low-cost high-efficiency solar module using epitaxial si thin-film absorber and double-sided heterojunction solar cell with integrated module fabrication | |
US20100300507A1 (en) | High efficiency low cost crystalline-si thin film solar module | |
US8872020B2 (en) | Heterojunction solar cell based on epitaxial crystalline-silicon thin film on metallurgical silicon substrate design | |
KR101000064B1 (en) | Hetero-junction silicon solar cell and fabrication method thereof | |
US10084107B2 (en) | Transparent conducting oxide for photovoltaic devices | |
CN109216509B (en) | Preparation method of interdigital back contact heterojunction solar cell | |
Gordon et al. | 8% Efficient thin‐film polycrystalline‐silicon solar cells based on aluminum‐induced crystallization and thermal CVD | |
CA2716402C (en) | Solar cell having crystalline silicon p-n homojunction and amorphous silicon heterojunctions for surface passivation | |
US20130157404A1 (en) | Double-sided heterojunction solar cell based on thin epitaxial silicon | |
CN101567408B (en) | Method for manufacturing photoelectric conversion device | |
US20050076945A1 (en) | Solar battery and manufacturing method thereof | |
US20100089449A1 (en) | High efficiency solar cell and manufacturing method thereof | |
JP2009503848A (en) | Composition gradient photovoltaic device, manufacturing method and related products | |
JP3205613U (en) | Heterojunction solar cell structure | |
US10084099B2 (en) | Aluminum grid as backside conductor on epitaxial silicon thin film solar cells | |
JP2014157874A (en) | Solar battery module and method of manufacturing the same | |
JP2001267598A (en) | Laminated solar cell | |
US8536448B2 (en) | Zener diode within a diode structure providing shunt protection | |
JP2002009312A (en) | Method for manufacturing non-single crystal thin-film solar battery | |
CN110277463B (en) | Solar cell structure manufacturing method | |
US10340848B2 (en) | I-V measurement device for solar cell, manufacturing method for solar cell, and solar cell module | |
KR20100090015A (en) | Solar cell and method for fabricating the same | |
US8642881B2 (en) | Thin film solar cell and method of manufacturing the same | |
Van Nieuwenhuysen et al. | High-quality epitaxial foils, obtained by a layer transfer process, for integration in back-contacted solar cells processed on glass | |
US20130137209A1 (en) | Method of manufacturing solar cell |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |