US20160028323A1 - Semiconductor device - Google Patents
Semiconductor device Download PDFInfo
- Publication number
- US20160028323A1 US20160028323A1 US14/874,240 US201514874240A US2016028323A1 US 20160028323 A1 US20160028323 A1 US 20160028323A1 US 201514874240 A US201514874240 A US 201514874240A US 2016028323 A1 US2016028323 A1 US 2016028323A1
- Authority
- US
- United States
- Prior art keywords
- transistor
- wire
- semiconductor device
- terminal
- power wire
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 149
- 239000003990 capacitor Substances 0.000 claims abstract description 64
- 238000009499 grossing Methods 0.000 claims description 8
- 238000010586 diagram Methods 0.000 description 24
- 230000000052 comparative effect Effects 0.000 description 16
- 238000004088 simulation Methods 0.000 description 14
- 230000000694 effects Effects 0.000 description 9
- 238000006243 chemical reaction Methods 0.000 description 8
- 238000000034 method Methods 0.000 description 7
- 230000008859 change Effects 0.000 description 6
- 230000007613 environmental effect Effects 0.000 description 6
- 230000003068 static effect Effects 0.000 description 5
- 230000009467 reduction Effects 0.000 description 4
- 230000008901 benefit Effects 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 102100036285 25-hydroxyvitamin D-1 alpha hydroxylase, mitochondrial Human genes 0.000 description 1
- 101000875403 Homo sapiens 25-hydroxyvitamin D-1 alpha hydroxylase, mitochondrial Proteins 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/02—Conversion of ac power input into dc power output without possibility of reversal
- H02M7/04—Conversion of ac power input into dc power output without possibility of reversal by static converters
- H02M7/12—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/21—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M7/217—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
- H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/02—Conversion of ac power input into dc power output without possibility of reversal
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/02—Conversion of ac power input into dc power output without possibility of reversal
- H02M7/04—Conversion of ac power input into dc power output without possibility of reversal by static converters
- H02M7/06—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes without control electrode or semiconductor devices without control electrode
- H02M7/10—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes without control electrode or semiconductor devices without control electrode arranged for operation in series, e.g. for multiplication of voltage
- H02M7/103—Containing passive elements (capacitively coupled) which are ordered in cascade on one source
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0048—Circuits or arrangements for reducing losses
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/02—Conversion of ac power input into dc power output without possibility of reversal
- H02M7/04—Conversion of ac power input into dc power output without possibility of reversal by static converters
- H02M7/12—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/21—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M7/217—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M7/219—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only in a bridge configuration
- H02M7/2195—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only in a bridge configuration the switches being synchronously commutated at the same frequency of the AC input voltage
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
- Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
Definitions
- the present invention relates to a semiconductor device and relates to, for example, a semiconductor device which generates a DC power supply from an AC power supply by using an environmental radio wave as the AC power supply.
- Japanese Unexamined Patent Application Publication No. 2008-11584 discloses a technique of, in the charge pump rectifier circuit, establishing AC connection between a gate electrode of a diode-connected MOS transistor and an AC signal node whose phase is inverted from that of an AC signal to be applied to a source electrode or a drain electrode of the rectifier circuit. Further, this charge pump rectifier circuit superimposes a DC bias voltage on the AC signal, and applies the voltage to the gate electrode. By this means, this charge pump rectifier circuit reduces an on voltage and an on resistance upon a forward operation of a diode circuit and reduces a reverse leakage current to perform highly efficient AC/DC power conversion.
- a semiconductor device includes first and second transistor columns which each include a NMOS transistor and a PMOS transistor which are connected in series between a first power wire and a second power wire. Further, a gate of the PMOS transistor of one transistor column is connected to a wire which connects the NMOS transistor and the PMOS transistor of the other transistor column. Furthermore, an AC signal obtained by superimposing a signal on a bias voltage which is a voltage lower than that of the gate of the PMOS transistor included in the same transistor column is supplied to the gate of the NMOS transistor included in the transistor column.
- FIG. 1 is a block diagram of a semiconductor device according to a first embodiment
- FIG. 2 is a circuit diagram of a bias circuit according to the first embodiment
- FIG. 3 is a timing chart illustrating operations of the semiconductor device according to the first embodiment
- FIG. 4 is a timing chart illustrating a change in a current upon an operation of the semiconductor device according to the first embodiment
- FIG. 5 is a block diagram of a semiconductor device according to a comparative example
- FIG. 6 is a timing chart illustrating a change in a current upon an operation of the semiconductor device according to the comparative example
- FIG. 7 is a block diagram of a semiconductor device according to a second embodiment
- FIG. 8 is a circuit diagram of a bias circuit according to the second embodiment.
- FIG. 9 is a block diagram of a semiconductor device according to a third embodiment.
- FIG. 10 is a block diagram of a semiconductor device according to a fourth embodiment.
- FIG. 11 is a block diagram of a semiconductor device according to a fifth embodiment.
- FIG. 12 is a block diagram of a semiconductor device according to a sixth embodiment.
- FIG. 13 is a block diagram of a semiconductor device according to a seventh embodiment.
- FIG. 14 is a timing chart illustrating operations of the semiconductor device according to the seventh embodiment.
- FIG. 15 is a view for explaining simulation conditions of a leakage current amount in the semiconductor device according to the seventh embodiment.
- FIG. 16 is a graph illustrating a simulation result of a leakage current in the semiconductor device according to the seventh embodiment.
- FIG. 17 is a block diagram of a semiconductor device according to an eighth embodiment.
- FIG. 18 is a block diagram of a semiconductor device according to a ninth embodiment.
- a semiconductor device 1 according to the first embodiment has a charge pump rectifier circuit (referred to simply as a rectifier circuit below). Further, the semiconductor device 1 according to the first embodiment receives as an input signal an AC signal based on an environmental radio wave at an antenna provided outside. Furthermore, the semiconductor device 1 supplies to a load circuit a power voltage VDD based-on which this AC signal is generated. The load circuit does not require that the load circuit is formed on the same semiconductor chip as the rectifier circuit.
- a first conductive type and a second conductive type will be referred to as an N type and a P type as transistor conductive types.
- the first conductive type can be the P type and the second conductive type can be the N type.
- first transistor terminal one of a source and a drain of a transistor
- second transistor terminal a terminal which is one of a source and a drain of a PMOS transistor and which is connected to a second power wire Lp 2 side wire
- first transistor terminal a terminal which is connected to a first power wire Lp 1 side wire
- second transistor terminal a terminal which is connected to a first power wire Lp 1 side wire
- a terminal which is one of a source and a drain of a NMOS transistor and which is connected to a first power wire Lp 1 side wire will be referred to as the first transistor terminal, and a terminal which is connected to a second power wire Lp 2 side wire will be described as a second transistor terminal.
- FIG. 1 is a block diagram of the semiconductor device 1 according to the first embodiment. As illustrated in FIG. 1 , the semiconductor device 1 according to the first embodiment has a rectifier circuit 10 , a bias circuit 12 and a load 13 . Further, FIG. 1 illustrates an AC signal source 11 . This AC signal source 11 is, for example, an antenna, and receives an environmental radio wave and generates a differential AC signal. Further, the bias circuit 12 does not require that the bias circuit 12 is provided on the same semiconductor chip as the rectifier circuit 10 .
- the bias circuit 12 generates a bias voltage Vb, superimposes an AC signal outputted from the AC signal source 11 , on the bias voltage Vb and outputs the voltage.
- the load 13 is a circuit such as a functional circuit which performs actual computation processing, and uses as an operating power supply the power voltage VDD outputted from the rectifier circuit 10 .
- the rectifier circuit 10 includes a first transistor (e.g. a NMOS transistor MN 1 ), a second transistor (e.g. a NMOS transistor MN 2 ), a third transistor (e.g. a PMOS transistor MP 1 ), a fourth transistor (e.g. a PMOS transistor MP 2 ), a first capacitor C 1 , a second capacitor C 2 and a third capacitor C 3 . Further, the rectifier circuit 10 includes a first power wire Lp 1 , a second power wire Lp 2 , a first input wire Li 1 , a second input wire Li 2 , a first inter-element wire L 1 and a second inter-element wire L 2 .
- a first transistor e.g. a NMOS transistor MN 1
- a second transistor e.g. a NMOS transistor MN 2
- a third transistor e.g. a PMOS transistor MP 1
- a fourth transistor e.g. a PMOS transistor MP 2
- FIG. 1 illustrates a first input terminal IN 1 , a second input terminal IN 2 , a first output terminal OUT 1 and a second output terminal OUT 2 as terminals of the rectifier circuit 10 . These terminals are illustrated for description of the rectifier circuit 10 , and are not necessarily provided when the rectifier circuit 10 and other circuit blocks are formed on a semiconductor chip.
- the first input terminal IN 1 is provided on the first input wire Li 1
- the second input terminal IN 2 is provided on the second input wire Li 2
- the first output terminal OUT 1 is provided on the second power wire Lp 2
- the second output terminal OUT 2 is provided on the first power wire Lp 1 .
- AC signals whose phases are inverted from each other are transmitted to the first input wire Li 1 and the second input wire Li 2 .
- the AC signal superimposed on the bias voltage Vb by the bias circuit 12 e.g. a signal whose voltage value takes Vb+vin or Vb ⁇ vin
- the bias circuit 12 e.g. a signal whose voltage value takes Vb+vin or Vb ⁇ vin
- the NMOS transistor MN 1 has a first power wire (e.g. a ground wire to which a ground voltage GND is supplied) connected with the first transistor terminal, and a gate connected with the first input wire Li 1 .
- the NMOS transistor MN 2 has the first power wire Lp 1 connected with the first transistor terminal, and the gate connected with the second input wire Li 2 .
- the first capacitor C 1 has one end connected to the first input wire Li 1 .
- the second capacitor C 2 has one end connected to the second input wire Li 2 .
- the PMOS transistor MP 1 has the second power wire Lp 2 (e.g. a power wire which generates the power voltage VDD) connected with the first transistor terminal, and a gate connected with the other end of the first capacitor C 1 .
- the PMOS transistor MP 2 has the second power wire Lp 2 connected with the first transistor terminal, and a gate connected with the other terminal of the second capacitor C 2 .
- the first inter-element wire L 1 connects the second transistor terminal of the NMOS transistor MN 2 , the second transistor terminal of the PMOS transistor MP 2 and the gate of the PMOS transistor MP 1 .
- the second inter-element wire L 2 connects the second transistor terminal of the NMOS transistor MN 1 , the second transistor terminal of the PMOS transistor MP 1 and the gate of the PMOS transistor MP 2 .
- the third capacitor C 3 is connected between the first power wire Lp 1 and the second power wire Lp 2 .
- FIG. 2 illustrates a circuit diagram illustrating an example of the bias circuit 12 .
- the bias circuit 12 includes resistors R 1 to R 4 .
- FIG. 2 illustrates a first terminal T 1 to a fourth terminal T 4 as terminals of the bias circuit 12 .
- the resistors R 3 and R 4 are connected in series between a power wire to which the power voltage VDD is supplied and a ground wire to which the ground voltage GND is supplied. Further, the bias voltage Vb including a voltage value obtained by dividing the power voltage VDD by a resistance ratio of the resistors R 3 and R 4 is generated at a connection point between the resistors R 3 and R 4 .
- the resistors R 1 and R 2 are connected in series between a wire which connects the first terminal T 1 and the third terminal T 3 and a wire which connects the second terminal T 2 and the fourth terminal T 4 . Further, a connection point at which the resistors R 1 and R 2 are connected and a connection point at which the resistors R 3 and R 4 are connected are connected with each other. By this means, the bias voltage Vb is supplied to the connection point at which the resistors R 1 and R 2 are connected, and an AC signal vin is superimposed on this bias voltage Vb.
- FIG. 3 illustrates a timing chart illustrating the operations of the semiconductor device 1 according to the first embodiment.
- the NMOS transistor MN 1 and the PMOS transistor MP 1 function as first charge pump circuits
- the NMOS transistor MN 2 and the PMOS transistor MP 2 function as second charge pump circuits.
- the first charge pump circuits and the second charge pump circuits perform operations in a complementary manner.
- FIG. 3 illustrates only operations of the NMOS transistor MN 1 and the PMOS transistor MP 2 among operations of the semiconductor device 1 .
- FIG. 3 illustrates an example where the bias voltage vb is 0 V.
- AC signals whose phases are inverted from each other are inputted to the NMOS transistor MN 1 and the PMOS transistor MP 2 . Further, a signal whose center of the amplitude is a common voltage Vcm is inputted to the gate of the PMOS transistor MP 2 . Meanwhile, the AC signal inputted to the gate of the NMOS transistor MN 1 is a signal whose center of the amplitude is the bias voltage Vb including a voltage value lower than the common voltage Vcm.
- FIG. 3 illustrates an example where the bias voltage Vb is 0 V.
- the voltage of the second transistor terminal of the NMOS transistor MN 1 has the common voltage Vcm as the center of the amplitude, and has a waveform whose phase is inverted from the phase of the AC signal inputted to the gate. Furthermore, the voltage of the first transistor terminal of the NMOS transistor MN 1 is connected to the ground wire, and maintains the ground voltage (e.g. 0 V).
- the voltage of the second transistor terminal of the PMOS transistor MP 2 has the common voltage Vcm as the center of the amplitude, and has a waveform whose phase is inverted from the phase of the AC signal inputted to the gate. Further, the voltage of the first transistor terminal of the PMOS transistor MP 2 has a waveform which rises to a fixed voltage value according to a signal cycle.
- the operations of the semiconductor device 1 are as follows.
- a voltage equal to or more than a threshold of the NMOS transistor MN 1 is supplied between the second transistor terminal and the gate of the NMOS transistor MN 1 .
- the NMOS transistor MN 1 enters the on state.
- a drain current ID 1 flows to the second transistor terminal from the first transistor terminal of the NMOS transistor MN 1 .
- an AC signal of a low voltage level (a signal which is supplied to the gate of the NMOS transistor MN 1 and whose voltage is inverted) is supplied to one end of the second capacitor C 2 .
- the second capacitor C 2 is charged by this drain current ID 1 .
- a voltage equal to or more than the threshold voltage of the NMOS transistor MN 1 is supplied to the gate of the NMOS transistor MN 1 .
- a voltage equal to or more than the threshold voltage of the PMOS transistor MP 2 is supplied between the first transistor terminal and a control terminal of the PMOS transistor MP 2 .
- the PMOS transistor MP 2 enters an on state, and a drain current ID 2 flows therein.
- an AC signal of a high voltage level (a signal supplied to the gate of the NMOS transistor MN 1 ) is supplied to one end of the first capacitor C 1 .
- electrical charges which are charged in the first capacitor C 1 in a previous AC signal cycle are charged in the third capacitor C 3 through the PMOS transistor MP 2 .
- a charging current to this third capacitor C 3 is the drain current ID 2 .
- the second capacitor C 2 is charged by the drain current ID 1 and the third capacitor C 3 is charged by the drain current ID 2 in hatched periods in FIG. 3 .
- the first capacitor C 1 is charged by a drain current ID 3 (not illustrated in FIG. 1 ) flowing to the NMOS transistor MN 2
- the third capacitor C 3 is charged by a drain current ID 4 (not illustrated in FIG. 1 ) flowing to the PMOS transistor MP 1 .
- the semiconductor device 1 can reduce a leakage current which is generated near a point of time at which the polarity of the AC signal is switched upon performing the above operation. This leakage current is generated in a period in which an AC signal is inputted to the semiconductor device 1 , and will be referred to as a dynamic leakage current below. Next, a dynamic leakage current will be described below.
- FIG. 4 is a timing chart illustrating a change in a current upon an operation of the semiconductor device according to the first embodiment. This timing chart is a result obtained by simulation.
- FIG. 4 illustrates an AC signal V 01 inputted to the gate of the NMOS transistor MN 1 and a voltage V 02 of the second transistor terminal of the NMOS transistor MN 1 (alternatively, an AC signal inputted to the gate of the PMOS transistor MP 2 ) in the upper timing chart.
- the lower timing chart in FIG. 4 is a timing chart illustrating a change in the drain current ID 1 .
- the drain current ID 1 flows in a period in which the AC signal V 01 inputted to the gate of the MOS transistor MN 1 is applied to the gate of the MOS transistor MN 1 and the voltage between the second transistor terminal and the gate of the MOS transistor MN 1 is the threshold voltage of the NMOS transistor MN 1 or more.
- a direction in which the drain current ID 1 flows changes depending on a voltage relationship between the first transistor terminal and the second transistor terminal.
- the drain current ID 1 flows from the second transistor terminal to the first transistor terminal (an arrow direction in FIG. 1 ).
- the drain current ID 1 flows from the second transistor terminal to the first transistor terminal (a reverse direction of the arrow direction in FIG. 1 ).
- the voltage V 02 of the second transistor terminal of the NMOS transistor MN 1 is higher than the voltage (0 V in FIG. 4 ) of the first transistor terminal of the NMOS transistor MN 1 and the drain current ID 1 flows in the reverse direction (a direction from the second transistor terminal to the first transistor terminal).
- a period in which the second capacitor C 2 is charged by the drain current ID 1 in the semiconductor device 1 according to the first embodiment is a period TM 21 in which the voltage V 02 of the second transistor terminal is 0 V or less in the period in which the AC signal V 01 has a voltage equal to or more than the threshold voltage of the NMOS transistor MN 1 .
- the NMOS transistor MN 1 enters a conducted state, a current flowing in the reverse direction from the second inter-element wire L 2 to the first power wire Lp 1 is generated and part of electrical charges accumulated in the second capacitor C 2 is lost as a leakage current.
- the semiconductor device 1 according to the first embodiment can make an amount of generated leakage current with respect to a sum of charging currents in one cycle of an AC signal very small compared to the comparative example described below.
- an operation when a bias voltage of an AC signal supplied to the gate of the NMOS transistor MN 1 and a bias voltage of an AC signal supplied to the gate of the PMOS transistor MP 2 are both the common voltage Vcm will be described as the comparative example.
- FIG. 5 illustrates a circuit diagram of a semiconductor device 100 according to the comparative example.
- the gate of the NMOS transistor MN 1 and the gate of the PMOS transistor MP 1 are commonly connected, and AC signals are supplied to these transistors through the first capacitor C 1 .
- the gate of the NMOS transistor MN 2 and the gate of the PMOS transistor MP 2 are also commonly connected, and AC signals are supplied to these transistors through the second capacitor C 2 .
- FIG. 6 illustrates a timing chart illustrating a change in a current upon an operation of the semiconductor device 100 according to the comparative example illustrated in FIG. 5 .
- the timing chart illustrated in FIG. 6 illustrates the same simulation as the simulation illustrated in FIG. 4 performed on the semiconductor device 100 in FIG. 5 according to the comparative example.
- the semiconductor device 100 according to the comparative example has amplitudes whose centers are the common voltage Vcm.
- durations of the periods TM 11 and TM 12 in which the AC signal V 01 has a voltage equal to or more than the threshold voltage of the NMOS transistor MN 1 and the voltage V 02 of the second transistor terminal is 0 V or more are longer than the periods TM 11 and TM 12 illustrated in FIG. 4 .
- the semiconductor device 100 according to the comparative example has a problem that a period in which the drain current ID 1 flows in the reverse direction becomes longer that of the semiconductor device 1 according to the first embodiment. That is, the semiconductor device 100 according to the comparative example has a problem that more leakage currents whose part of electrical charges are accumulated in the second capacitor C 2 flow toward the first power wire Lp 1 compared to the example illustrated in FIG. 4 .
- the semiconductor device 1 according to the first embodiment makes the bias voltage Vb of an AC signal supplied to the gate of the NMOS transistor lower than the bias voltage (e.g. the common voltage Vcm) supplied to the gate of the PMOS transistor. Consequently, the semiconductor device 1 according to the first embodiment can reduce a reverse current (leakage current) generated in the NMOS transistor, and improve AC signal conversion efficiency.
- the bias voltage Vb of an AC signal supplied to the gate of the NMOS transistor lower than the bias voltage (e.g. the common voltage Vcm) supplied to the gate of the PMOS transistor. Consequently, the semiconductor device 1 according to the first embodiment can reduce a reverse current (leakage current) generated in the NMOS transistor, and improve AC signal conversion efficiency.
- the semiconductor device 1 according to the first embodiment employs the above configuration and performs the above operation, so that it is possible to reduce as much as possible a period in which the voltage of the second transistor terminal of the NMOS transistor is higher than the voltage of the first transistor terminal near a timing at which the polarity of the AC signal is switched. That is, the semiconductor device 1 according to the first embodiment provides a significant effect of improving efficiency particularly when recovering energy from an AC signal of a small amplitude.
- Japanese Unexamined Patent Application Publication No. 2008-11584 also discloses a technique of supplying different bias voltages to a NMOS transistor and a PMOS transistor.
- a rectifier circuit disclosed in Japanese Unexamined Patent Application Publication No. 2008-11584 is provided with capacitors which block DC voltage components per gate of a transistor and resistors which supply bias voltages.
- the rectifier circuit disclosed in Japanese Unexamined Patent Application Publication No. 2008-11584 provided a leakage reduction effect equivalent to that of the semiconductor device 1 according to the first embodiment, it was verified that a resistance value including several MO needed to be used upon simulation and an increase in the chip area was significant.
- the semiconductor device 1 according to the first embodiment can provide a high leakage current reduction effect by using a method of connecting the gates and the capacitors without using resistors and capacitors, and using inter-element wires of the first inter-element wire L 1 and the second inter-element wire L 2 , and, consequently, make the chip area smaller than that of the rectifier circuit disclosed in Japanese Unexamined Patent Application Publication No. 2008-11584.
- FIG. 7 illustrates a block diagram of a semiconductor device 2 according to the second embodiment.
- the semiconductor device 2 according to the second embodiment has a bias circuit 20 instead of a bias circuit 12 according to the first embodiment.
- the bias circuit 20 applies a bias voltage Vb to an AC signal outputted from an AC signal source 11 using a resonance circuit.
- FIG. 8 illustrates an example of a circuit diagram of this bias circuit 20 .
- the bias circuit 20 has inductors L 1 to L 6 .
- FIG. 8 illustrates a first terminal T 1 to a fourth terminal T 4 as terminals of the bias circuit 20 .
- the inductors L 1 and L 3 are connected in series between the first terminal T 1 and the third terminal T 3 .
- the inductors L 2 and L 4 are connected in series between the second terminal T 2 and the fourth terminal T 4 .
- the inductors L 5 and L 6 are connected in series between a wire which connects the inductors L 1 and L 3 and a wire which connects the inductors L 2 and L 4 .
- a ground voltage GND is supplied as the bias voltage Vb to a wire which connects the inductor L 5 and the inductor L 6 .
- the bias circuit 20 superimposes the AC signal on the ground voltage GND as the bias voltage Vb.
- the semiconductor device 2 according to the second embodiment generates the bias voltage Vb using the resonance circuit. Consequently, the semiconductor device 2 according to the second embodiment can not only reduce a leakage current when a transistor is turned off but also increase a forward current when a transistor is turned on. Consequently, the semiconductor device 2 according to the second embodiment can improve conversion efficiency more than the semiconductor device 1 according to the first embodiment. Further, the DC bias voltage Vb supplied to the gate terminals of the NMOS transistors MN 1 and MN 2 are supplied only from a passive element inside the resonance circuit, and power is not consumed to generate a bias voltage, so that the semiconductor device 2 according to the second embodiment can also reduce power consumption.
- FIG. 9 is a block diagram illustrating a semiconductor device 3 according to the third embodiment.
- the same components as the components described in the first embodiment will be assigned the same reference numerals and will not be described in the second embodiment.
- the semiconductor device 3 according to third embodiment has a rectifier circuit 30 instead of a rectifier circuit 10 of a semiconductor device 1 according to the first embodiment. Further, the semiconductor device 3 does not use a bias circuit 12 .
- the rectifier circuit 30 has a first bias additional circuit 31 , a second bias additional circuit 32 , a first transistor (e.g. a NMOS transistor MN 1 ), a second transistor (e.g. a PMOS transistor MP 1 ), a capacitor C 11 and a third capacitor C 3 .
- a first transistor e.g. a NMOS transistor MN 1
- a second transistor e.g. a PMOS transistor MP 1
- a capacitor C 11 e.g. a third capacitor C 3 .
- the first bias additional circuit 31 generates a first input signal (e.g. VC 1 +vin) by superimposing a first AC signal (e.g. AC signal+vin) on a first bias voltage VC 1 .
- the NMOS transistor MN 1 has a first power wire Lp 1 connected with a first transistor terminal, and a gate receiving an input of the first input signal.
- the second bias additional circuit 32 generates a second input signal (e.g. VC 2 +vin) by superimposing the first AC signal on a second bias VC 2 of a higher voltage than the first bias voltage VC 1 .
- the PMOS transistor MP 1 has a second power wire Lp 2 connected with the first transistor, and a gate receiving an input of a second input signal.
- a second transistor terminal of the NMOS transistor MN 1 and a second transistor terminal of the PMOS transistor MP 1 are connected by an inter-element wire L 3 .
- the capacitor C 11 has one end connected to the inter-element wire L 3 , and the other end receiving an input of the second AC signal (e.g. AC signal ⁇ vin) whose phase is inversed from the phase of the first AC signal.
- the first bias voltage VC 1 is a voltage lower than a common voltage Vcm generated in the inter-element wire. By setting the first bias voltage VC 1 to such a voltage, it is possible to reduce a leakage current similar to the semiconductor device 1 according to the first embodiment.
- the second bias voltage VC 2 is a voltage (VC 2 >VDD ⁇ Vth) higher than a voltage obtained by subtracting a threshold voltage Vth of the PMOS transistor MP 1 from a power voltage VDD. By setting the second bias voltage VC 2 to such a voltage, it is possible to reduce a leakage current flowing in the PMOS transistor MP 1 .
- the semiconductor device 3 according to the third embodiment receives an input of an AC signal which raises a gate voltage of the NMOS transistor MN 1 , the NMOS transistor MN 1 enters an on state and the PMOS transistor MP 1 enters an off state. In this case, an input terminal IN 2 side terminal of the capacitor C 11 receives an input of a low voltage.
- the semiconductor device 3 when receiving an input of an AC signal which raises a gate voltage of the NMOS transistor MN 1 , the semiconductor device 3 enters a period in which the capacitor C 11 is changed by a drain current ID 1 .
- the semiconductor device 3 when the semiconductor device 3 according to the third embodiment receives an input of an AC signal which lowers a gate voltage of the NMOS transistor MN 1 , the NMOS transistor MN 1 enters an off state and the PMOS transistor MP 1 enters an on state. Further, the input terminal IN 2 side terminal of the capacitor C 11 receives an input of a high voltage. Hence, when receiving an input of an AC signal which lowers the gate voltage of the NMOS transistor MN 1 , the semiconductor device 3 enters a period in which electrical charges accumulated in the capacitor C 11 are changed in a third capacitor C 3 .
- the semiconductor device 3 according to the third embodiment makes a first bias voltage VC 1 to be superimposed on the AC signal inputted to the NMOS transistor MN 1 lower than the common voltage Vcm generated in the third inter-element wire L 3 , and makes a bias voltage of the AC signal inputted to the PMOS transistor MP 1 higher than the first bias voltage VC 1 . Consequently, the semiconductor device 3 according to the third embodiment can reduce a leakage current more than the semiconductor device 1 according to the first embodiment.
- the semiconductor device 3 according to the third embodiment can be formed by a smaller number of circuit elements than those of the semiconductor device 1 according to the first embodiment.
- FIG. 10 is a block diagram of a semiconductor device 4 according to the fourth embodiment.
- a rectifier circuit core 101 and a rectifier circuit core 102 are connected in series. These rectifier circuit core 101 and rectifier circuit core 102 are the same as the rectifier circuit 10 . More specifically, the rectifier circuit core 101 and the rectifier circuit core 102 are connected in cascade with a first output terminal OUT 1 provided on a first power wire of the rectifier circuit core 101 arranged at a lower stage, and a second output terminal OUT 2 provided on a second power wire of the rectifier circuit core 102 arranged at an upper stage.
- the second output terminal OUT 2 and the first output terminal OUT 1 are connected in cascade through an internal circuit.
- a smoothing capacitor Cload is connected between the first power wire of the rectifier circuit core 101 arranged at the first stage and the second power wire of the rectifier circuit core 102 arranged at the final stage.
- bias circuits e.g. bias circuits 121 and 122
- AC signal sources e.g. AC signal sources 111 and 112
- FIG. 11 illustrates a block diagram of a semiconductor device 5 according to the fifth embodiment.
- FIG. 11 illustrates a rectifier circuit core 501 and a rectifier circuit core 50 n among the n rectifier circuits 10 . More specifically, in the semiconductor device 5 , first output terminals OUT 1 of the rectifier circuit core 501 to the rectifier circuit core 50 n are connected to a load 13 through a common wire. Further, a smoothing capacitor Cload is connected between a common wire and a ground wire.
- bias circuits e.g. bias circuits 121 to 12 n
- AC signal sources e.g. AC signal sources 111 to 11 n
- FIG. 12 illustrates a block diagram of a semiconductor device 6 according to the sixth embodiment.
- the semiconductor device 6 has a power circuit 60 between the rectifier circuit 10 and a load 61 .
- the power circuit 60 generates a second power voltage VDD 2 by stepping up or stepping down a first power voltage VDD 1 transmitted through a second power wire.
- FIG. 13 is a block diagram of a semiconductor device 7 according to the seventh embodiment. As illustrated in FIG. 13 , the semiconductor device 7 according to the seventh embodiment has a rectifier 70 instead of a rectifier circuit 10 . Further, the semiconductor device 7 supplies an AC signal outputted from an AC signal source 11 , to a rectifier circuit 70 without a bias circuit 12 .
- the rectifier circuit 70 has a first transistor (e.g. a NMOS transistor MN 1 ), a second transistor (e.g. a NMOS transistor MN 2 ), a third transistor (e.g. a PMOS transistor MP 1 ), a fourth transistor (e.g. a PMOS transistor MP 2 ), a fifth transistor (e.g. a PMOS transistor MP 3 ), a sixth transistor (e.g. a PMOS transistor MP 4 ), a seventh transistor (e.g. a NMOS transistor MN 3 ) and first, second and third capacitors C 1 , C 2 and C 3 .
- a first transistor e.g. a NMOS transistor MN 1
- a second transistor e.g. a NMOS transistor MN 2
- a third transistor e.g. a PMOS transistor MP 1
- a fourth transistor e.g. a PMOS transistor MP 2
- a fifth transistor e.g. a PMOS transistor MP 3
- the NMOS transistor MN 3 is inserted on a second power wire Lp 2 in the semiconductor device 7 according to the seventh embodiment, so that a second power wire of the second power wire Lp 2 closer to the PMOS transistors MP 1 and MP 2 side than the NMOS transistor MN 3 is Lp 21 , and a second power wire closer to a first output terminal OUT 1 side than the NMOS transistor MN 3 is Lp 22 .
- a first input wire Li 1 is connected with a first input terminal IN 1 through the first capacitor C 1 .
- a second input wire Li 2 is connected with a second input terminal IN 2 through the second capacitor C 2 .
- the first input wire Li 1 and the second input wire Li 2 are wires to which AC signals whose phases are inverted from each other are transmitted.
- the NMOS transistor MN 1 has a first power wire Lp 1 connected with a first transistor terminal, and a gate connected with the input wire Li 1 .
- the NMOS transistor MN 2 has the first power wire Lp 1 connected with the first transistor terminal, and a gate connected with the second input wire Li 2 .
- the PMOS transistor MP 1 has the second power wire Lp 21 connected with the first transistor terminal, a second transistor terminal connected with a second transistor terminal of the NMOS transistor MN 1 and a gate connected with the first input wire Li 1 .
- the PMOS transistor MP 2 has the second power wire Lp 21 connected with the first transistor terminal, a second transistor terminal connected with the second transistor terminal of the NMOS transistor MN 2 and a gate connected with the second input wire Li 2 .
- the PMOS transistor MP 3 has a gate connected with the first input wire Li 1 , and a second transistor terminal connected with the second transistor terminal of the PMOS transistor MP 1 .
- the PMOS transistor MP 4 has a gate connected with the second input wire Li 2 , and a second transistor terminal connected with the second transistor terminal of the PMOS transistor MP 2 .
- the NMOS transistor MN 3 is inserted in the second power wire Lp 2 (between the second power wire Lp 21 and the second power wire Lp 22 ), and has a gate connected to the first transistor terminal of the PMOS transistor MP 3 and the first transistor terminal of the PMOS transistor MP 4 .
- the third capacitor C 3 is connected between the first power wire Lp 1 and the second power wire Lp 2 .
- FIG. 14 illustrates a timing chart illustrating the operation of the semiconductor device 7 according to the seventh embodiment.
- two AC signals have amplitudes whose centers are a common voltage Vcm.
- a gate voltage V 03 of the NMOS transistor MN 3 rises every time a voltage of one of two AC signals (voltages V 01 and V 02 ) becomes high.
- the voltage of the second power wire Lp 2 changes by a voltage which is lower a threshold voltage of the NMOS transistor MN 3 than the gate voltage V 03 of the NMOS transistor MN 3 .
- a power voltage VDD generated at a first output terminal OUT 1 is a roughly fixed voltage at a voltage slightly lower than a voltage fluctuation of the second power wire Lp 21 . This is because the third capacitor C 3 is changed by the first capacitor C 1 or the second capacitor C 2 according to the change in the AC signals V 01 and V 02 .
- the semiconductor device 7 provides an effect of reducing a leakage current when the AC signal source 11 stops outputting signals (this state is referred to as a null signal state).
- a leakage current in this null signal state is referred to as a static leakage current below.
- FIG. 15 is a view for explaining simulation conditions of a leakage current amount in the semiconductor device according to the seventh embodiment. As illustrated in FIG. 15 , in this simulation, a circuit formed by connecting in series a voltage source Vleak and an ammeter is provided instead of a load 13 . Further, FIG. 16 is a graph illustrating a simulation result obtained by using the simulation circuit illustrated in FIG. 15 .
- FIG. 16 illustrates as a comparative example a result obtained by performing a simulation on the circuit illustrated in FIG. 5 according to the comparative example by using the simulation conditions illustrated in FIG. 15 , together with the simulation result of the semiconductor device 7 according to the seventh embodiment.
- a leakage current Ileak increases as the voltage of a voltage source Vleak becomes higher in a semiconductor device 100 according to the comparative example. Meanwhile, when the voltage of the voltage source Vleak is a fixed voltage or more in the semiconductor device 7 according to the seventh embodiment, an increase in the leakage current Ileak becomes small such that the leakage current Ileak is asymptotic to a fixed value. At a right end portion in the graph illustrated in FIG. 16 , the leakage current of the semiconductor device 7 according to the seventh embodiment becomes roughly two digits smaller than that of the semiconductor device 1 according to the comparative example.
- the semiconductor device 7 according to the seventh embodiment can reduce a leakage current in a null signal state where an AC signal outputted from the AC signal source 11 stops. This effect is particularly high in case of a mode which is used by connecting in series a plurality of rectifier circuits 10 as illustrated in FIG. 10 or in case of a mode which is used by connecting in parallel a plurality of rectifier circuits 10 as illustrated in FIG. 11 .
- FIG. 17 is a block diagram of a semiconductor device 8 according to the eight embodiment.
- the semiconductor device 8 according to the eighth embodiment has a rectifier circuit 80 instead of a rectifier circuit 10 according to the first embodiment.
- the rectifier circuit 80 is formed by adding PMOS transistors MP 3 and MP 4 and a NMOS transistor MN 3 described using the rectifier 70 , to the rectifier circuit 10 . That is, in the rectifier circuit 80 , the PMOS transistor MP 3 has a second transistor terminal connected to a second inter-element wire L 2 , and a gate connected to the other end of a first capacitor C 1 .
- the PMOS transistor MP 4 has a second transistor terminal connected to a first inter-element wire L 1 , and a gate connected to the other end of a second capacitor C 2 .
- the NMOS transistor MN 3 is inserted in a second power wire Lp 2 (between a second power wire Lp 21 and a second power wire Lp 22 ), and has a gate connected to the first transistor terminal of the PMOS transistor MP 3 and the first transistor terminal of the PMOS transistor MP 4 .
- the semiconductor device 8 according to the eighth embodiment can realize a high leakage current reduction effect, and further improve conversion efficiency.
- FIG. 18 is a block diagram of a semiconductor device 9 according to the ninth embodiment.
- the semiconductor device 9 according to the ninth embodiment is formed by applying to a semiconductor device 7 according to the seventh embodiment the same modification as that applied to the semiconductor device 3 according to the first to third embodiments.
- the semiconductor device 9 according to the ninth embodiment has a rectifier circuit 90 instead of a rectifier circuit 30 .
- the rectifier circuit 90 is formed by adding to a rectifier circuit 30 a PMOS transistor MP 3 and a NMOS transistor MN 3 described using a rectifier circuit 70 , and removing a first bias additional circuit 31 and a second bias additional circuit 32 .
- the rectifier circuit 90 has a second transistor terminal connected to a second transistor terminal of the PMOS transistor MP 1 , and a gate receiving an input of a first AC signal.
- the NMOS transistor MN 3 is inserted in a second power wire Lp 2 (between a second power wire Lp 21 and a second power wire Lp 22 ), and has a gate connected to a first transistor terminal of the PMOS transistor MP 3 .
- the rectifier circuit 30 according to the third embodiment can reduce a static leakage current described in the seventh embodiment. Consequently, the semiconductor device 9 according to the ninth embodiment can realize a high leakage current reduction effect, and further improve conversion efficiency.
- bias additional circuits 31 and 32 of the semiconductor device 3 illustrated in FIG. 9 according to the third embodiment can also be applied to the semiconductor device 9 according to the ninth embodiment.
- the semiconductor device 9 according to the ninth embodiment can reduce a dynamic leakage current.
- the first to ninth embodiments can be combined as desirable by one of ordinary skill in the art.
- the rectifier circuit has: first and second input wires to which AC signals whose phases are inverted from each other are transmitted; a first transistor of a first conductive type which has a first power wire connected with a first transistor terminal and a gate connected with the first input wire; a second transistor of the first conductive type which has the first power wire connected with a first transistor terminal, and a gate connected with the second input wire; a third transistor of a second conductive type which has a second power wire connected with a first transistor terminal, a second transistor terminal connected with a second transistor terminal of the first transistor and a gate connected with the first input capacitor; a fourth transistor of the second conductive type which has the second power wire connected with a first transistor terminal, a second transistor terminal connected with a second transistor terminal of the second transistor and a gate connected with the second input capacitor; a fifth transistor of the second conductive type which has a gate connected with the first input wire, and a second transistor terminal connected with a second transistor terminal of the third transistor
- the rectifier circuit has: a first bias circuit which generates a first input signal by superimposing a first AC signal on a first bias voltage; a first transistor of a first conductive type which has a first power wire connected with a first transistor terminal and a gate receiving an input of the first input signal; a second bias circuit which generates a second input signal by superimposing the first AC signal on a second bias voltage which is a voltage higher than the first bias voltage; a second transistor of a second conductive type which has a second power wire connected to a first transistor terminal, and a gate receiving an input of the second input signal; an inter-element wire which connects a second transistor terminal of the first transistor, and a second transistor terminal of the second transistor; and a capacitor which has one end connected to the inter-element wire and an other end receiving an input of a second AC signal whose phase is inverted from a phase of the first AC signal.
- the rectifier circuit has: a first transistor of a first conductive type which has a first power wire connected with a first transistor terminal and a gate receiving an input of the first AC signal; a second transistor of a second conductive type which has a second power wire connected with a first transistor terminal, and a gate receiving an input of the first AC signal; a third transistor of the second conductive type which has a gate connected with the first AC signal, and a second transistor terminal connected to a second transistor terminal of the second transistor; a fourth transistor of the first conductive type which is inserted in the second power wire and has a gate connected to a first transistor terminal of the third transistor; an inter-element wire which connects a second transistor terminal of the first transistor, a second transistor terminal of the second transistor and a second transistor terminal of the third transistor; and a capacitor which has one end connected to the inter-element wire and an other end receiving an input of a second AC signal whose phase is inverted from a phase of the first AC signal
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Semiconductor Integrated Circuits (AREA)
- Rectifiers (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
Description
- This application is a Continuation application of U.S. patent application Ser. No. 14/534,105, filed on Nov. 5, 2014, which is based upon and claims the benefit of priority from Japanese patent application No. 2014-073671, filed on Mar. 31, 2014, the disclosure of which is incorporated herein in its entirety by reference.
- The present invention relates to a semiconductor device and relates to, for example, a semiconductor device which generates a DC power supply from an AC power supply by using an environmental radio wave as the AC power supply.
- In recent years, a demand for improvement of energy use efficiency is increasing. One of methods of improving energy use efficiency is an energy recovering method of receiving an environmental radio wave at an antenna and operating a charge pump rectifier circuit by the received environmental radio wave. In this regard, Japanese Unexamined Patent Application Publication No. 2008-11584 discloses an example of an energy recovering technique which uses a charge pump rectifier circuit.
- Japanese Unexamined Patent Application Publication No. 2008-11584 discloses a technique of, in the charge pump rectifier circuit, establishing AC connection between a gate electrode of a diode-connected MOS transistor and an AC signal node whose phase is inverted from that of an AC signal to be applied to a source electrode or a drain electrode of the rectifier circuit. Further, this charge pump rectifier circuit superimposes a DC bias voltage on the AC signal, and applies the voltage to the gate electrode. By this means, this charge pump rectifier circuit reduces an on voltage and an on resistance upon a forward operation of a diode circuit and reduces a reverse leakage current to perform highly efficient AC/DC power conversion.
- However, the technique disclosed in Japanese Unexamined Patent Application Publication No. 2008-11584 has the following problem that a leakage current cannot be sufficiently reduced, and AC signal conversion efficiency lowers. The other problems and new features will be apparent from the disclosure of the present description and the accompanying drawings.
- According to one embodiment, a semiconductor device includes first and second transistor columns which each include a NMOS transistor and a PMOS transistor which are connected in series between a first power wire and a second power wire. Further, a gate of the PMOS transistor of one transistor column is connected to a wire which connects the NMOS transistor and the PMOS transistor of the other transistor column. Furthermore, an AC signal obtained by superimposing a signal on a bias voltage which is a voltage lower than that of the gate of the PMOS transistor included in the same transistor column is supplied to the gate of the NMOS transistor included in the transistor column.
- According to the above one embodiment, it is possible to reduce a leakage current, and improve AC signal conversion efficiency.
- The above and other aspects, advantages and features will be more apparent from the following description of certain embodiments taken in conjunction with the accompanying drawings, in which:
-
FIG. 1 is a block diagram of a semiconductor device according to a first embodiment; -
FIG. 2 is a circuit diagram of a bias circuit according to the first embodiment; -
FIG. 3 is a timing chart illustrating operations of the semiconductor device according to the first embodiment; -
FIG. 4 is a timing chart illustrating a change in a current upon an operation of the semiconductor device according to the first embodiment; -
FIG. 5 is a block diagram of a semiconductor device according to a comparative example; -
FIG. 6 is a timing chart illustrating a change in a current upon an operation of the semiconductor device according to the comparative example; -
FIG. 7 is a block diagram of a semiconductor device according to a second embodiment; -
FIG. 8 is a circuit diagram of a bias circuit according to the second embodiment; -
FIG. 9 is a block diagram of a semiconductor device according to a third embodiment; -
FIG. 10 is a block diagram of a semiconductor device according to a fourth embodiment; -
FIG. 11 is a block diagram of a semiconductor device according to a fifth embodiment; -
FIG. 12 is a block diagram of a semiconductor device according to a sixth embodiment; -
FIG. 13 is a block diagram of a semiconductor device according to a seventh embodiment; -
FIG. 14 is a timing chart illustrating operations of the semiconductor device according to the seventh embodiment; -
FIG. 15 is a view for explaining simulation conditions of a leakage current amount in the semiconductor device according to the seventh embodiment; -
FIG. 16 is a graph illustrating a simulation result of a leakage current in the semiconductor device according to the seventh embodiment; -
FIG. 17 is a block diagram of a semiconductor device according to an eighth embodiment; and -
FIG. 18 is a block diagram of a semiconductor device according to a ninth embodiment. - Embodiments will be described below with reference to the accompanying drawings. First, a
semiconductor device 1 according to the first embodiment has a charge pump rectifier circuit (referred to simply as a rectifier circuit below). Further, thesemiconductor device 1 according to the first embodiment receives as an input signal an AC signal based on an environmental radio wave at an antenna provided outside. Furthermore, thesemiconductor device 1 supplies to a load circuit a power voltage VDD based-on which this AC signal is generated. The load circuit does not require that the load circuit is formed on the same semiconductor chip as the rectifier circuit. - Further, hereinafter, a first conductive type and a second conductive type will be referred to as an N type and a P type as transistor conductive types. However, when one of the types of the N type and the P type is the first conductive type and the other conductive type is the second conductive type, the first conductive type can be the P type and the second conductive type can be the N type.
- Further, hereinafter, one of a source and a drain of a transistor will be referred to as a first transistor terminal, and the other one of the source and the drain will be referred to as a second transistor terminal below. Hereinafter, a terminal which is one of a source and a drain of a PMOS transistor and which is connected to a second power wire Lp2 side wire will be referred to as a first transistor terminal, and a terminal which is connected to a first power wire Lp1 side wire will be described as a second transistor terminal. Further, a terminal which is one of a source and a drain of a NMOS transistor and which is connected to a first power wire Lp1 side wire will be referred to as the first transistor terminal, and a terminal which is connected to a second power wire Lp2 side wire will be described as a second transistor terminal.
-
FIG. 1 is a block diagram of thesemiconductor device 1 according to the first embodiment. As illustrated inFIG. 1 , thesemiconductor device 1 according to the first embodiment has arectifier circuit 10, abias circuit 12 and aload 13. Further,FIG. 1 illustrates anAC signal source 11. ThisAC signal source 11 is, for example, an antenna, and receives an environmental radio wave and generates a differential AC signal. Further, thebias circuit 12 does not require that thebias circuit 12 is provided on the same semiconductor chip as therectifier circuit 10. - The
bias circuit 12 generates a bias voltage Vb, superimposes an AC signal outputted from theAC signal source 11, on the bias voltage Vb and outputs the voltage. Theload 13 is a circuit such as a functional circuit which performs actual computation processing, and uses as an operating power supply the power voltage VDD outputted from therectifier circuit 10. - The
rectifier circuit 10 includes a first transistor (e.g. a NMOS transistor MN1), a second transistor (e.g. a NMOS transistor MN2), a third transistor (e.g. a PMOS transistor MP1), a fourth transistor (e.g. a PMOS transistor MP2), a first capacitor C1, a second capacitor C2 and a third capacitor C3. Further, therectifier circuit 10 includes a first power wire Lp1, a second power wire Lp2, a first input wire Li1, a second input wire Li2, a first inter-element wire L1 and a second inter-element wire L2. -
FIG. 1 illustrates a first input terminal IN1, a second input terminal IN2, a first output terminal OUT1 and a second output terminal OUT2 as terminals of therectifier circuit 10. These terminals are illustrated for description of therectifier circuit 10, and are not necessarily provided when therectifier circuit 10 and other circuit blocks are formed on a semiconductor chip. The first input terminal IN1 is provided on the first input wire Li1, the second input terminal IN2 is provided on the second input wire Li2, the first output terminal OUT1 is provided on the second power wire Lp2 and the second output terminal OUT2 is provided on the first power wire Lp1. - AC signals whose phases are inverted from each other are transmitted to the first input wire Li1 and the second input wire Li2. In an example illustrated in
FIG. 1 , the AC signal superimposed on the bias voltage Vb by the bias circuit 12 (e.g. a signal whose voltage value takes Vb+vin or Vb−vin) is transmitted to the first input wire Li1 and the second input wire Li2. - The NMOS transistor MN1 has a first power wire (e.g. a ground wire to which a ground voltage GND is supplied) connected with the first transistor terminal, and a gate connected with the first input wire Li1. The NMOS transistor MN2 has the first power wire Lp1 connected with the first transistor terminal, and the gate connected with the second input wire Li2.
- The first capacitor C1 has one end connected to the first input wire Li1. The second capacitor C2 has one end connected to the second input wire Li2.
- The PMOS transistor MP1 has the second power wire Lp2 (e.g. a power wire which generates the power voltage VDD) connected with the first transistor terminal, and a gate connected with the other end of the first capacitor C1. The PMOS transistor MP2 has the second power wire Lp2 connected with the first transistor terminal, and a gate connected with the other terminal of the second capacitor C2.
- Further, in the
rectifier circuit 10, the first inter-element wire L1 connects the second transistor terminal of the NMOS transistor MN2, the second transistor terminal of the PMOS transistor MP2 and the gate of the PMOS transistor MP1. Furthermore, the second inter-element wire L2 connects the second transistor terminal of the NMOS transistor MN1, the second transistor terminal of the PMOS transistor MP1 and the gate of the PMOS transistor MP2. Still further, in therectifier circuit 10, the third capacitor C3 is connected between the first power wire Lp1 and the second power wire Lp2. - Hereinafter, an example of a circuit configuration of the
bias circuit 12 will be described. Next,FIG. 2 illustrates a circuit diagram illustrating an example of thebias circuit 12. As illustrated inFIG. 2 , thebias circuit 12 includes resistors R1 to R4. Further,FIG. 2 illustrates a first terminal T1 to a fourth terminal T4 as terminals of thebias circuit 12. - The resistors R3 and R4 are connected in series between a power wire to which the power voltage VDD is supplied and a ground wire to which the ground voltage GND is supplied. Further, the bias voltage Vb including a voltage value obtained by dividing the power voltage VDD by a resistance ratio of the resistors R3 and R4 is generated at a connection point between the resistors R3 and R4.
- The resistors R1 and R2 are connected in series between a wire which connects the first terminal T1 and the third terminal T3 and a wire which connects the second terminal T2 and the fourth terminal T4. Further, a connection point at which the resistors R1 and R2 are connected and a connection point at which the resistors R3 and R4 are connected are connected with each other. By this means, the bias voltage Vb is supplied to the connection point at which the resistors R1 and R2 are connected, and an AC signal vin is superimposed on this bias voltage Vb.
- Subsequently, an operation of the
semiconductor device 1 according to the first embodiment will be described. Next,FIG. 3 illustrates a timing chart illustrating the operations of thesemiconductor device 1 according to the first embodiment. In thesemiconductor device 1, the NMOS transistor MN1 and the PMOS transistor MP1 function as first charge pump circuits, and the NMOS transistor MN2 and the PMOS transistor MP2 function as second charge pump circuits. Further, in thesemiconductor device 1, the first charge pump circuits and the second charge pump circuits perform operations in a complementary manner. Hence,FIG. 3 illustrates only operations of the NMOS transistor MN1 and the PMOS transistor MP2 among operations of thesemiconductor device 1. Further,FIG. 3 illustrates an example where the bias voltage vb is 0 V. - As illustrated in
FIG. 3 , in thesemiconductor device 1, AC signals whose phases are inverted from each other are inputted to the NMOS transistor MN1 and the PMOS transistor MP2. Further, a signal whose center of the amplitude is a common voltage Vcm is inputted to the gate of the PMOS transistor MP2. Meanwhile, the AC signal inputted to the gate of the NMOS transistor MN1 is a signal whose center of the amplitude is the bias voltage Vb including a voltage value lower than the common voltage Vcm.FIG. 3 illustrates an example where the bias voltage Vb is 0 V. - Further, the voltage of the second transistor terminal of the NMOS transistor MN1 has the common voltage Vcm as the center of the amplitude, and has a waveform whose phase is inverted from the phase of the AC signal inputted to the gate. Furthermore, the voltage of the first transistor terminal of the NMOS transistor MN1 is connected to the ground wire, and maintains the ground voltage (e.g. 0 V).
- Meanwhile, the voltage of the second transistor terminal of the PMOS transistor MP2 has the common voltage Vcm as the center of the amplitude, and has a waveform whose phase is inverted from the phase of the AC signal inputted to the gate. Further, the voltage of the first transistor terminal of the PMOS transistor MP2 has a waveform which rises to a fixed voltage value according to a signal cycle.
- More specifically, the operations of the
semiconductor device 1 are as follows. When a voltage equal to or more than a threshold of the NMOS transistor MN1 is supplied between the second transistor terminal and the gate of the NMOS transistor MN1, the NMOS transistor MN1 enters the on state. Further, a drain current ID1 flows to the second transistor terminal from the first transistor terminal of the NMOS transistor MN1. In a period in which a voltage equal to or more than a threshold voltage of the NMOS transistor MN1 is supplied to the gate of the NMOS transistor MN1, an AC signal of a low voltage level (a signal which is supplied to the gate of the NMOS transistor MN1 and whose voltage is inverted) is supplied to one end of the second capacitor C2. Hence, the second capacitor C2 is charged by this drain current ID1. - Meanwhile, in a period in which a voltage equal to or more than the threshold voltage of the NMOS transistor MN1 is supplied to the gate of the NMOS transistor MN1, a voltage equal to or more than the threshold voltage of the PMOS transistor MP2 is supplied between the first transistor terminal and a control terminal of the PMOS transistor MP2. Hence, the PMOS transistor MP2 enters an on state, and a drain current ID2 flows therein. In this case, an AC signal of a high voltage level (a signal supplied to the gate of the NMOS transistor MN1) is supplied to one end of the first capacitor C1. Hence, electrical charges which are charged in the first capacitor C1 in a previous AC signal cycle are charged in the third capacitor C3 through the PMOS transistor MP2. A charging current to this third capacitor C3 is the drain current ID2.
- According to the above operation, in the
semiconductor device 1, the second capacitor C2 is charged by the drain current ID1 and the third capacitor C3 is charged by the drain current ID2 in hatched periods inFIG. 3 . In addition, in the hatched periods inFIG. 3 , the first capacitor C1 is charged by a drain current ID3 (not illustrated inFIG. 1 ) flowing to the NMOS transistor MN2, and the third capacitor C3 is charged by a drain current ID4 (not illustrated inFIG. 1 ) flowing to the PMOS transistor MP1. - The
semiconductor device 1 according to the first embodiment can reduce a leakage current which is generated near a point of time at which the polarity of the AC signal is switched upon performing the above operation. This leakage current is generated in a period in which an AC signal is inputted to thesemiconductor device 1, and will be referred to as a dynamic leakage current below. Next, a dynamic leakage current will be described below. -
FIG. 4 is a timing chart illustrating a change in a current upon an operation of the semiconductor device according to the first embodiment. This timing chart is a result obtained by simulation.FIG. 4 illustrates an AC signal V01 inputted to the gate of the NMOS transistor MN1 and a voltage V02 of the second transistor terminal of the NMOS transistor MN1 (alternatively, an AC signal inputted to the gate of the PMOS transistor MP2) in the upper timing chart. The lower timing chart inFIG. 4 is a timing chart illustrating a change in the drain current ID1. - As illustrated in
FIG. 4 , in thesemiconductor device 1 according to the first embodiment, the drain current ID1 flows in a period in which the AC signal V01 inputted to the gate of the MOS transistor MN1 is applied to the gate of the MOS transistor MN1 and the voltage between the second transistor terminal and the gate of the MOS transistor MN1 is the threshold voltage of the NMOS transistor MN1 or more. However, in the NMOS transistor MN1, a direction in which the drain current ID1 flows changes depending on a voltage relationship between the first transistor terminal and the second transistor terminal. More specifically, when the voltage between the second transistor terminal and the gate of the NMOS transistor MN1 is larger than the threshold voltage of the NMOS transistor MN1 and when the voltage of the first transistor terminal is higher than the voltage of the second transistor terminal, the drain current ID1 flows from the second transistor terminal to the first transistor terminal (an arrow direction inFIG. 1 ). Meanwhile, when the voltage between the first transistor terminal and the gate of the NMOS transistor MN1 is larger than the threshold voltage of the NMOS transistor MN1 and when the voltage of the second transistor terminal is higher than the voltage of the first transistor terminal, the drain current ID1 flows from the second transistor terminal to the first transistor terminal (a reverse direction of the arrow direction inFIG. 1 ). - In view of the above, in periods TM11 and TM12 near a start point and an end point of periods in which the AC signal V01 has a voltage equal to or more than the threshold voltage of the NMOS transistor MN1, the voltage V02 of the second transistor terminal of the NMOS transistor MN1 is higher than the voltage (0 V in
FIG. 4 ) of the first transistor terminal of the NMOS transistor MN1 and the drain current ID1 flows in the reverse direction (a direction from the second transistor terminal to the first transistor terminal). Hence, a period in which the second capacitor C2 is charged by the drain current ID1 in thesemiconductor device 1 according to the first embodiment is a period TM21 in which the voltage V02 of the second transistor terminal is 0 V or less in the period in which the AC signal V01 has a voltage equal to or more than the threshold voltage of the NMOS transistor MN1. In addition, in these periods TM11 and TM12, the NMOS transistor MN1 enters a conducted state, a current flowing in the reverse direction from the second inter-element wire L2 to the first power wire Lp1 is generated and part of electrical charges accumulated in the second capacitor C2 is lost as a leakage current. - However, in the
semiconductor device 1 according to the first embodiment, durations of these periods T11 and TM12 which occupy in one cycle of an AC signal are very short compared to the comparative example described below. Hence, thesemiconductor device 1 according to the first embodiment can make an amount of generated leakage current with respect to a sum of charging currents in one cycle of an AC signal very small compared to the comparative example described below. Next, an operation when a bias voltage of an AC signal supplied to the gate of the NMOS transistor MN1 and a bias voltage of an AC signal supplied to the gate of the PMOS transistor MP2 are both the common voltage Vcm will be described as the comparative example. - Next,
FIG. 5 illustrates a circuit diagram of asemiconductor device 100 according to the comparative example. As illustrated inFIG. 5 , in thesemiconductor device 100, the gate of the NMOS transistor MN1 and the gate of the PMOS transistor MP1 are commonly connected, and AC signals are supplied to these transistors through the first capacitor C1. Further, the gate of the NMOS transistor MN2 and the gate of the PMOS transistor MP2 are also commonly connected, and AC signals are supplied to these transistors through the second capacitor C2. - Subsequently,
FIG. 6 illustrates a timing chart illustrating a change in a current upon an operation of thesemiconductor device 100 according to the comparative example illustrated inFIG. 5 . The timing chart illustrated inFIG. 6 illustrates the same simulation as the simulation illustrated inFIG. 4 performed on thesemiconductor device 100 inFIG. 5 according to the comparative example. - As illustrated in
FIG. 6 , in thesemiconductor device 100 according to the comparative example, AC signals inputted to the gates of the transistors have amplitudes whose centers are the common voltage Vcm. Hence, in thesemiconductor device 100 according to the comparative example, durations of the periods TM11 and TM12 in which the AC signal V01 has a voltage equal to or more than the threshold voltage of the NMOS transistor MN1 and the voltage V02 of the second transistor terminal is 0 V or more are longer than the periods TM11 and TM12 illustrated inFIG. 4 . By this means, thesemiconductor device 100 according to the comparative example has a problem that a period in which the drain current ID1 flows in the reverse direction becomes longer that of thesemiconductor device 1 according to the first embodiment. That is, thesemiconductor device 100 according to the comparative example has a problem that more leakage currents whose part of electrical charges are accumulated in the second capacitor C2 flow toward the first power wire Lp1 compared to the example illustrated inFIG. 4 . - As described above, the
semiconductor device 1 according to the first embodiment makes the bias voltage Vb of an AC signal supplied to the gate of the NMOS transistor lower than the bias voltage (e.g. the common voltage Vcm) supplied to the gate of the PMOS transistor. Consequently, thesemiconductor device 1 according to the first embodiment can reduce a reverse current (leakage current) generated in the NMOS transistor, and improve AC signal conversion efficiency. - Particularly, when energy is recovered using an environmental radio wave whose amplitude is small, an amplitude of an AC signal inputted to a transistor is very small, and rising and dropping of this AC signal show moderate voltage changes. In such a case, a period in which a voltage of the second transistor terminal of the NMOS transistor is higher than the voltage of the first transistor terminal near a timing at which the polarity of the AC signal is switched tends to become long. However, the
semiconductor device 1 according to the first embodiment employs the above configuration and performs the above operation, so that it is possible to reduce as much as possible a period in which the voltage of the second transistor terminal of the NMOS transistor is higher than the voltage of the first transistor terminal near a timing at which the polarity of the AC signal is switched. That is, thesemiconductor device 1 according to the first embodiment provides a significant effect of improving efficiency particularly when recovering energy from an AC signal of a small amplitude. - In this regard, Japanese Unexamined Patent Application Publication No. 2008-11584 also discloses a technique of supplying different bias voltages to a NMOS transistor and a PMOS transistor. However, a rectifier circuit disclosed in Japanese Unexamined Patent Application Publication No. 2008-11584 is provided with capacitors which block DC voltage components per gate of a transistor and resistors which supply bias voltages. When this configuration is employed, a problem that the capacitor and the resistor need to be provided on a chip and a chip area increases occurs. When, for example, the rectifier circuit disclosed in Japanese Unexamined Patent Application Publication No. 2008-11584 provided a leakage reduction effect equivalent to that of the
semiconductor device 1 according to the first embodiment, it was verified that a resistance value including several MO needed to be used upon simulation and an increase in the chip area was significant. - Meanwhile, the
semiconductor device 1 according to the first embodiment can provide a high leakage current reduction effect by using a method of connecting the gates and the capacitors without using resistors and capacitors, and using inter-element wires of the first inter-element wire L1 and the second inter-element wire L2, and, consequently, make the chip area smaller than that of the rectifier circuit disclosed in Japanese Unexamined Patent Application Publication No. 2008-11584. - Another mode of a
semiconductor device 1 will be described in the second embodiment. In addition, the same components as the components described in the first embodiment will be assigned the same reference numerals and will not be described in the second embodiment. -
FIG. 7 illustrates a block diagram of asemiconductor device 2 according to the second embodiment. As illustrated inFIG. 7 , thesemiconductor device 2 according to the second embodiment has abias circuit 20 instead of abias circuit 12 according to the first embodiment. Thebias circuit 20 applies a bias voltage Vb to an AC signal outputted from anAC signal source 11 using a resonance circuit. -
FIG. 8 illustrates an example of a circuit diagram of thisbias circuit 20. As illustrated inFIG. 8 , thebias circuit 20 has inductors L1 to L6. Further,FIG. 8 illustrates a first terminal T1 to a fourth terminal T4 as terminals of thebias circuit 20. - The inductors L1 and L3 are connected in series between the first terminal T1 and the third terminal T3. The inductors L2 and L4 are connected in series between the second terminal T2 and the fourth terminal T4. The inductors L5 and L6 are connected in series between a wire which connects the inductors L1 and L3 and a wire which connects the inductors L2 and L4. Further, a ground voltage GND is supplied as the bias voltage Vb to a wire which connects the inductor L5 and the inductor L6. By this means, the
bias circuit 20 superimposes the AC signal on the ground voltage GND as the bias voltage Vb. - The
semiconductor device 2 according to the second embodiment generates the bias voltage Vb using the resonance circuit. Consequently, thesemiconductor device 2 according to the second embodiment can not only reduce a leakage current when a transistor is turned off but also increase a forward current when a transistor is turned on. Consequently, thesemiconductor device 2 according to the second embodiment can improve conversion efficiency more than thesemiconductor device 1 according to the first embodiment. Further, the DC bias voltage Vb supplied to the gate terminals of the NMOS transistors MN1 and MN2 are supplied only from a passive element inside the resonance circuit, and power is not consumed to generate a bias voltage, so that thesemiconductor device 2 according to the second embodiment can also reduce power consumption. - Another mode of a rectifier circuit will be described in the third embodiment. Next,
FIG. 9 is a block diagram illustrating asemiconductor device 3 according to the third embodiment. In addition, the same components as the components described in the first embodiment will be assigned the same reference numerals and will not be described in the second embodiment. - As illustrated in
FIG. 9 , thesemiconductor device 3 according to third embodiment has arectifier circuit 30 instead of arectifier circuit 10 of asemiconductor device 1 according to the first embodiment. Further, thesemiconductor device 3 does not use abias circuit 12. - The
rectifier circuit 30 has a first biasadditional circuit 31, a second biasadditional circuit 32, a first transistor (e.g. a NMOS transistor MN1), a second transistor (e.g. a PMOS transistor MP1), a capacitor C11 and a third capacitor C3. - The first bias
additional circuit 31 generates a first input signal (e.g. VC1+vin) by superimposing a first AC signal (e.g. AC signal+vin) on a first bias voltage VC1. The NMOS transistor MN1 has a first power wire Lp1 connected with a first transistor terminal, and a gate receiving an input of the first input signal. - The second bias
additional circuit 32 generates a second input signal (e.g. VC2+vin) by superimposing the first AC signal on a second bias VC2 of a higher voltage than the first bias voltage VC1. The PMOS transistor MP1 has a second power wire Lp2 connected with the first transistor, and a gate receiving an input of a second input signal. - Further, a second transistor terminal of the NMOS transistor MN1 and a second transistor terminal of the PMOS transistor MP1 are connected by an inter-element wire L3. The capacitor C11 has one end connected to the inter-element wire L3, and the other end receiving an input of the second AC signal (e.g. AC signal−vin) whose phase is inversed from the phase of the first AC signal.
- Hereinafter, the first bias voltage VC1 and the second bias voltage VC will be described. The first bias voltage VC1 is a voltage lower than a common voltage Vcm generated in the inter-element wire. By setting the first bias voltage VC1 to such a voltage, it is possible to reduce a leakage current similar to the
semiconductor device 1 according to the first embodiment. The second bias voltage VC2 is a voltage (VC2>VDD−Vth) higher than a voltage obtained by subtracting a threshold voltage Vth of the PMOS transistor MP1 from a power voltage VDD. By setting the second bias voltage VC2 to such a voltage, it is possible to reduce a leakage current flowing in the PMOS transistor MP1. - Hereinafter, an operation of the
semiconductor device 3 according to the third embodiment will be described. When thesemiconductor device 3 according to the third embodiment receives an input of an AC signal which raises a gate voltage of the NMOS transistor MN1, the NMOS transistor MN1 enters an on state and the PMOS transistor MP1 enters an off state. In this case, an input terminal IN2 side terminal of the capacitor C11 receives an input of a low voltage. Hence, when receiving an input of an AC signal which raises a gate voltage of the NMOS transistor MN1, thesemiconductor device 3 enters a period in which the capacitor C11 is changed by a drain current ID1. - Meanwhile, when the
semiconductor device 3 according to the third embodiment receives an input of an AC signal which lowers a gate voltage of the NMOS transistor MN1, the NMOS transistor MN1 enters an off state and the PMOS transistor MP1 enters an on state. Further, the input terminal IN2 side terminal of the capacitor C11 receives an input of a high voltage. Hence, when receiving an input of an AC signal which lowers the gate voltage of the NMOS transistor MN1, thesemiconductor device 3 enters a period in which electrical charges accumulated in the capacitor C11 are changed in a third capacitor C3. - In the above operation, the
semiconductor device 3 according to the third embodiment makes a first bias voltage VC1 to be superimposed on the AC signal inputted to the NMOS transistor MN1 lower than the common voltage Vcm generated in the third inter-element wire L3, and makes a bias voltage of the AC signal inputted to the PMOS transistor MP1 higher than the first bias voltage VC1. Consequently, thesemiconductor device 3 according to the third embodiment can reduce a leakage current more than thesemiconductor device 1 according to the first embodiment. - Further, as illustrated in
FIG. 9 , thesemiconductor device 3 according to the third embodiment can be formed by a smaller number of circuit elements than those of thesemiconductor device 1 according to the first embodiment. - An example of a semiconductor device in which a plurality of
rectifier circuits 10 according to the first embodiment is used will be described in the fourth embodiment. Next,FIG. 10 is a block diagram of asemiconductor device 4 according to the fourth embodiment. - As illustrated in
FIG. 10 , in thesemiconductor device 4 according to the fourth embodiment, arectifier circuit core 101 and arectifier circuit core 102 are connected in series. Theserectifier circuit core 101 andrectifier circuit core 102 are the same as therectifier circuit 10. More specifically, therectifier circuit core 101 and therectifier circuit core 102 are connected in cascade with a first output terminal OUT1 provided on a first power wire of therectifier circuit core 101 arranged at a lower stage, and a second output terminal OUT2 provided on a second power wire of therectifier circuit core 102 arranged at an upper stage. In addition, in therectifier circuit core 101 and therectifier circuit core 102, the second output terminal OUT2 and the first output terminal OUT1 are connected in cascade through an internal circuit. Further, in thesemiconductor device 4, a smoothing capacitor Cload is connected between the first power wire of therectifier circuit core 101 arranged at the first stage and the second power wire of therectifier circuit core 102 arranged at the final stage. - In addition, in the
semiconductor device 4, bias circuits (e.g. biascircuits 121 and 122) and AC signal sources (e.g.AC signal sources 111 and 112) are connected per rectifier circuit. - Thus, by connecting a plurality of
rectifier circuits 10 in cascade, it is possible to add a voltage generated by eachrectifier circuit 10 and supply to a load 13 a power voltage VDD higher than the voltages generated by therectifier circuits 10. - Another example of a semiconductor device in which a plurality of
rectifier circuits 10 according to the first embodiment is used will be described in the fifth embodiment. Next,FIG. 11 illustrates a block diagram of a semiconductor device 5 according to the fifth embodiment. - As illustrated in
FIG. 11 , in the semiconductor device 5 according to the fifth embodiment,n rectifier circuits 10 are connected in parallel.FIG. 11 illustrates arectifier circuit core 501 and arectifier circuit core 50 n among then rectifier circuits 10. More specifically, in the semiconductor device 5, first output terminals OUT1 of therectifier circuit core 501 to therectifier circuit core 50 n are connected to aload 13 through a common wire. Further, a smoothing capacitor Cload is connected between a common wire and a ground wire. - In addition, in the semiconductor device 5, bias circuits (e.g. bias
circuits 121 to 12 n) and AC signal sources (e.g.AC signal sources 111 to 11 n) are connected per rectifier circuit. - Thus, by connecting a plurality of
rectifier circuits 10 in parallel, it is possible to realize higher current supply performance than a power supply generated by onerectifier circuit 10. In addition, by using a plurality ofrectifier circuits 10 connected in cascade as in thesemiconductor device 4 according to the fourth embodiment as one set of power supplies and forming matrix connection of further connecting sets of power supplies in parallel, it is possible to simultaneously realize supply of a high voltage and high current supply performance. - A semiconductor device which supplies a highly stable power supply using a
rectifier circuit 10 according to the first embodiment will be described in the sixth embodiment. Next, FIG. 12 illustrates a block diagram of asemiconductor device 6 according to the sixth embodiment. - As illustrated in
FIG. 12 , thesemiconductor device 6 according to the sixth embodiment has apower circuit 60 between therectifier circuit 10 and aload 61. Thepower circuit 60 generates a second power voltage VDD2 by stepping up or stepping down a first power voltage VDD1 transmitted through a second power wire. - Thus, by providing the
power circuit 60 between therectifier circuit 10 and theload 61, it is possible to maintain a fixed voltage to be supplied to theload 61 even when a MCU (Micro Controller Unit) whose fluctuation of power consumption is significant is connected as theload 61. - Another mode of a
semiconductor device 1 according to the first embodiment will be described in the seventh embodiment. In addition, the same components as the components described in the first embodiment will be assigned the same reference numerals and will not be described in the seventh embodiment. -
FIG. 13 is a block diagram of asemiconductor device 7 according to the seventh embodiment. As illustrated inFIG. 13 , thesemiconductor device 7 according to the seventh embodiment has arectifier 70 instead of arectifier circuit 10. Further, thesemiconductor device 7 supplies an AC signal outputted from anAC signal source 11, to arectifier circuit 70 without abias circuit 12. - The
rectifier circuit 70 has a first transistor (e.g. a NMOS transistor MN1), a second transistor (e.g. a NMOS transistor MN2), a third transistor (e.g. a PMOS transistor MP1), a fourth transistor (e.g. a PMOS transistor MP2), a fifth transistor (e.g. a PMOS transistor MP3), a sixth transistor (e.g. a PMOS transistor MP4), a seventh transistor (e.g. a NMOS transistor MN3) and first, second and third capacitors C1, C2 and C3. In addition, the NMOS transistor MN3 is inserted on a second power wire Lp2 in thesemiconductor device 7 according to the seventh embodiment, so that a second power wire of the second power wire Lp2 closer to the PMOS transistors MP1 and MP2 side than the NMOS transistor MN3 is Lp21, and a second power wire closer to a first output terminal OUT1 side than the NMOS transistor MN3 is Lp22. - In the
rectifier circuit 70, a first input wire Li1 is connected with a first input terminal IN1 through the first capacitor C1. Further, in therectifier circuit 70, a second input wire Li2 is connected with a second input terminal IN2 through the second capacitor C2. The first input wire Li1 and the second input wire Li2 are wires to which AC signals whose phases are inverted from each other are transmitted. - The NMOS transistor MN1 has a first power wire Lp1 connected with a first transistor terminal, and a gate connected with the input wire Li1. The NMOS transistor MN2 has the first power wire Lp1 connected with the first transistor terminal, and a gate connected with the second input wire Li2.
- The PMOS transistor MP1 has the second power wire Lp21 connected with the first transistor terminal, a second transistor terminal connected with a second transistor terminal of the NMOS transistor MN1 and a gate connected with the first input wire Li1. The PMOS transistor MP2 has the second power wire Lp21 connected with the first transistor terminal, a second transistor terminal connected with the second transistor terminal of the NMOS transistor MN2 and a gate connected with the second input wire Li2.
- The PMOS transistor MP3 has a gate connected with the first input wire Li1, and a second transistor terminal connected with the second transistor terminal of the PMOS transistor MP1. The PMOS transistor MP4 has a gate connected with the second input wire Li2, and a second transistor terminal connected with the second transistor terminal of the PMOS transistor MP2. The NMOS transistor MN3 is inserted in the second power wire Lp2 (between the second power wire Lp21 and the second power wire Lp22), and has a gate connected to the first transistor terminal of the PMOS transistor MP3 and the first transistor terminal of the PMOS transistor MP4.
- Further, even in the
rectifier circuit 70, the third capacitor C3 is connected between the first power wire Lp1 and the second power wire Lp2. - Subsequently, an operation of the
semiconductor device 7 according to the seventh embodiment will be described. Next, FIG. 14 illustrates a timing chart illustrating the operation of thesemiconductor device 7 according to the seventh embodiment. As illustrated inFIG. 14 , in thesemiconductor device 7 according to the seventh embodiment, two AC signals have amplitudes whose centers are a common voltage Vcm. Further, a gate voltage V03 of the NMOS transistor MN3 rises every time a voltage of one of two AC signals (voltages V01 and V02) becomes high. Furthermore, the voltage of the second power wire Lp2 changes by a voltage which is lower a threshold voltage of the NMOS transistor MN3 than the gate voltage V03 of the NMOS transistor MN3. By this means, a power voltage VDD generated at a first output terminal OUT1 is a roughly fixed voltage at a voltage slightly lower than a voltage fluctuation of the second power wire Lp21. This is because the third capacitor C3 is changed by the first capacitor C1 or the second capacitor C2 according to the change in the AC signals V01 and V02. - In this regard, the
semiconductor device 7 according to the seventh embodiment provides an effect of reducing a leakage current when theAC signal source 11 stops outputting signals (this state is referred to as a null signal state). A leakage current in this null signal state is referred to as a static leakage current below. - Next, an operation of the
semiconductor device 7 in the null signal state will be described. When thesemiconductor device 7 according to the seventh embodiment enters the null signal state, immediately after thesemiconductor device 7 enters the null signal state, gate voltages of the NMOS transistors MN1 and MN2 and the PMOS transistors MP1 to MP4 become voltages near the common voltage Vcm. Hence, a leakage current flowing from the second power wire Lp22 to the first power wire Lp1 is generated. - However, in this case, electrical charges are also drawn from a wire connected to the gate of the NMOS transistor MN3. Subsequently, electrical charges are drawn from a wire connected to the gate of the NMOS transistor MN3, and, when the gate voltage V03 of the NMOS transistor MN3 lowers below the threshold voltage of the NMOS transistor MN3, the NMOS transistor MN3 enters a blocked state. Further, when the NMOS transistor MN3 enters the blocked state, a leakage current flowing from the second power wire Lp21 to the first power wire Lp1 is blocked.
- An effect of reducing this static leakage current will be described below. First, a simulation circuit which verifies the effect of reducing a static leakage current will be described.
FIG. 15 is a view for explaining simulation conditions of a leakage current amount in the semiconductor device according to the seventh embodiment. As illustrated inFIG. 15 , in this simulation, a circuit formed by connecting in series a voltage source Vleak and an ammeter is provided instead of aload 13. Further,FIG. 16 is a graph illustrating a simulation result obtained by using the simulation circuit illustrated inFIG. 15 . -
FIG. 16 illustrates as a comparative example a result obtained by performing a simulation on the circuit illustrated inFIG. 5 according to the comparative example by using the simulation conditions illustrated inFIG. 15 , together with the simulation result of thesemiconductor device 7 according to the seventh embodiment. - As illustrated in
FIG. 16 , a leakage current Ileak increases as the voltage of a voltage source Vleak becomes higher in asemiconductor device 100 according to the comparative example. Meanwhile, when the voltage of the voltage source Vleak is a fixed voltage or more in thesemiconductor device 7 according to the seventh embodiment, an increase in the leakage current Ileak becomes small such that the leakage current Ileak is asymptotic to a fixed value. At a right end portion in the graph illustrated inFIG. 16 , the leakage current of thesemiconductor device 7 according to the seventh embodiment becomes roughly two digits smaller than that of thesemiconductor device 1 according to the comparative example. - As described above, the
semiconductor device 7 according to the seventh embodiment can reduce a leakage current in a null signal state where an AC signal outputted from theAC signal source 11 stops. This effect is particularly high in case of a mode which is used by connecting in series a plurality ofrectifier circuits 10 as illustrated inFIG. 10 or in case of a mode which is used by connecting in parallel a plurality ofrectifier circuits 10 as illustrated inFIG. 11 . This is because, when a plurality ofrectifier circuits 10 is connected, if the AC signal source corresponding to onerectifier circuit 10 of a plurality ofrectifier circuits 10 enters a null signal state, power generated by theother rectifier circuits 10 is drawn by therectifier circuit 10 in the null signal state, and power is lost more than power lost when one AC signal source simply enters a null signal state. Even in this state, it is possible to prevent therectifier circuit 10 in the null signal state from wasting power generated by the otheroperating rectifier circuits 10 by using thesemiconductor device 7 according to the seventh embodiment, so that thesemiconductor device 7 is effective to improve conversion efficiency. - Another mode of a
semiconductor device 1 according to the first embodiment will be described in the eighth embodiment. In addition, the same components as the components described in the first embodiment will be assigned the same reference numerals and will not be described in the eighth embodiment. -
FIG. 17 is a block diagram of asemiconductor device 8 according to the eight embodiment. As illustrated inFIG. 17 , thesemiconductor device 8 according to the eighth embodiment has arectifier circuit 80 instead of arectifier circuit 10 according to the first embodiment. Therectifier circuit 80 is formed by adding PMOS transistors MP3 and MP4 and a NMOS transistor MN3 described using therectifier 70, to therectifier circuit 10. That is, in therectifier circuit 80, the PMOS transistor MP3 has a second transistor terminal connected to a second inter-element wire L2, and a gate connected to the other end of a first capacitor C1. Further, the PMOS transistor MP4 has a second transistor terminal connected to a first inter-element wire L1, and a gate connected to the other end of a second capacitor C2. The NMOS transistor MN3 is inserted in a second power wire Lp2 (between a second power wire Lp21 and a second power wire Lp22), and has a gate connected to the first transistor terminal of the PMOS transistor MP3 and the first transistor terminal of the PMOS transistor MP4. - By adding to the
rectifier circuit 10 the PMOS transistors MP3 and MP4 and the NMOS transistor MN3 described using therectifier circuit 70 according to the seventh embodiment, it is possible to reduce a dynamic leakage current described in the first embodiment and, in addition, a static leakage current described in the seventh embodiment. Consequently, thesemiconductor device 8 according to the eighth embodiment can realize a high leakage current reduction effect, and further improve conversion efficiency. - Another mode of a
semiconductor device 3 according to the third embodiment will be described in the ninth embodiment. In addition, the same components as the components described in the third embodiment will be assigned the same reference numerals and will not be described in the ninth embodiment. -
FIG. 18 is a block diagram of asemiconductor device 9 according to the ninth embodiment. As illustrated inFIG. 18 , thesemiconductor device 9 according to the ninth embodiment is formed by applying to asemiconductor device 7 according to the seventh embodiment the same modification as that applied to thesemiconductor device 3 according to the first to third embodiments. Thesemiconductor device 9 according to the ninth embodiment has arectifier circuit 90 instead of arectifier circuit 30. Therectifier circuit 90 is formed by adding to a rectifier circuit 30 a PMOS transistor MP3 and a NMOS transistor MN3 described using arectifier circuit 70, and removing a first biasadditional circuit 31 and a second biasadditional circuit 32. That is, in therectifier circuit 90, therectifier circuit 90 has a second transistor terminal connected to a second transistor terminal of the PMOS transistor MP1, and a gate receiving an input of a first AC signal. The NMOS transistor MN3 is inserted in a second power wire Lp2 (between a second power wire Lp21 and a second power wire Lp22), and has a gate connected to a first transistor terminal of the PMOS transistor MP3. - By adding to the
rectifier circuit 30 the PMOS transistors MP3 and MP4 and the NMOS transistor MN3 described using therectifier circuit 70 according to the seventh embodiment as described above, therectifier circuit 30 according to the third embodiment can reduce a static leakage current described in the seventh embodiment. Consequently, thesemiconductor device 9 according to the ninth embodiment can realize a high leakage current reduction effect, and further improve conversion efficiency. - In addition, the bias
additional circuits semiconductor device 3 illustrated inFIG. 9 according to the third embodiment can also be applied to thesemiconductor device 9 according to the ninth embodiment. By applying the biasadditional circuits semiconductor device 9 according to the ninth embodiment can reduce a dynamic leakage current. - The first to ninth embodiments can be combined as desirable by one of ordinary skill in the art.
- While the invention has been described in terms of several embodiments, those skilled in the art will recognize that the invention can be practiced with various modifications within the spirit and scope of the appended claims and the invention is not limited to the examples described above.
- Further, the scope of the claims is not limited by the embodiments described above.
- Furthermore, it is noted that, Applicant's intent is to encompass equivalents of all claim elements, even if amended later during prosecution.
- The following points of view can be considered according to the above embodiments.
- (Supplementary Note 1)
- In a semiconductor device which has a rectifier circuit, the rectifier circuit has: first and second input wires to which AC signals whose phases are inverted from each other are transmitted; a first transistor of a first conductive type which has a first power wire connected with a first transistor terminal and a gate connected with the first input wire; a second transistor of the first conductive type which has the first power wire connected with a first transistor terminal, and a gate connected with the second input wire; a third transistor of a second conductive type which has a second power wire connected with a first transistor terminal, a second transistor terminal connected with a second transistor terminal of the first transistor and a gate connected with the first input capacitor; a fourth transistor of the second conductive type which has the second power wire connected with a first transistor terminal, a second transistor terminal connected with a second transistor terminal of the second transistor and a gate connected with the second input capacitor; a fifth transistor of the second conductive type which has a gate connected with the first input wire, and a second transistor terminal connected with a second transistor terminal of the third transistor; a sixth transistor of the second conductive type which has a gate connected with the second input wire, and a second transistor terminal connected to a second transistor terminal of the fourth transistor; and a seventh transistor of the first conductive type which is inserted in the second power wire and has a gate connected to a first transistor terminal of the fifth transistor and a first transistor terminal of the sixth transistor.
- (Supplementary Note 2)
- In a semiconductor device which has a rectifier circuit, the rectifier circuit has: a first bias circuit which generates a first input signal by superimposing a first AC signal on a first bias voltage; a first transistor of a first conductive type which has a first power wire connected with a first transistor terminal and a gate receiving an input of the first input signal; a second bias circuit which generates a second input signal by superimposing the first AC signal on a second bias voltage which is a voltage higher than the first bias voltage; a second transistor of a second conductive type which has a second power wire connected to a first transistor terminal, and a gate receiving an input of the second input signal; an inter-element wire which connects a second transistor terminal of the first transistor, and a second transistor terminal of the second transistor; and a capacitor which has one end connected to the inter-element wire and an other end receiving an input of a second AC signal whose phase is inverted from a phase of the first AC signal.
- (Supplementary Note 3)
- In a semiconductor device which has a rectifier circuit, the rectifier circuit has: a first transistor of a first conductive type which has a first power wire connected with a first transistor terminal and a gate receiving an input of the first AC signal; a second transistor of a second conductive type which has a second power wire connected with a first transistor terminal, and a gate receiving an input of the first AC signal; a third transistor of the second conductive type which has a gate connected with the first AC signal, and a second transistor terminal connected to a second transistor terminal of the second transistor; a fourth transistor of the first conductive type which is inserted in the second power wire and has a gate connected to a first transistor terminal of the third transistor; an inter-element wire which connects a second transistor terminal of the first transistor, a second transistor terminal of the second transistor and a second transistor terminal of the third transistor; and a capacitor which has one end connected to the inter-element wire and an other end receiving an input of a second AC signal whose phase is inverted from a phase of the first AC signal.
Claims (15)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/874,240 US9379638B2 (en) | 2014-03-31 | 2015-10-02 | Semiconductor device which generates a DC power supply from an AC power supply |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2014-073671 | 2014-03-31 | ||
JP2014073671A JP6289974B2 (en) | 2014-03-31 | 2014-03-31 | Semiconductor device |
US14/534,105 US9184671B2 (en) | 2014-03-31 | 2014-11-05 | Semiconductor device which generates a DC power supply from an AC power supply |
US14/874,240 US9379638B2 (en) | 2014-03-31 | 2015-10-02 | Semiconductor device which generates a DC power supply from an AC power supply |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/534,105 Continuation US9184671B2 (en) | 2014-03-31 | 2014-11-05 | Semiconductor device which generates a DC power supply from an AC power supply |
Publications (2)
Publication Number | Publication Date |
---|---|
US20160028323A1 true US20160028323A1 (en) | 2016-01-28 |
US9379638B2 US9379638B2 (en) | 2016-06-28 |
Family
ID=54191738
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/534,105 Active US9184671B2 (en) | 2014-03-31 | 2014-11-05 | Semiconductor device which generates a DC power supply from an AC power supply |
US14/874,240 Active US9379638B2 (en) | 2014-03-31 | 2015-10-02 | Semiconductor device which generates a DC power supply from an AC power supply |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/534,105 Active US9184671B2 (en) | 2014-03-31 | 2014-11-05 | Semiconductor device which generates a DC power supply from an AC power supply |
Country Status (2)
Country | Link |
---|---|
US (2) | US9184671B2 (en) |
JP (1) | JP6289974B2 (en) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6507378B2 (en) * | 2014-05-09 | 2019-05-08 | パナソニックIpマネジメント株式会社 | Rectifier circuit and contactless power supply device having the same |
KR20160009115A (en) * | 2014-07-14 | 2016-01-26 | 삼성전자주식회사 | Rectifying circuit for converting ac voltage into rectified voltage |
US10312743B2 (en) * | 2015-05-26 | 2019-06-04 | King Abdullah University Of Science And Technology | RF-to-DC power converters for wireless powering |
US10713549B1 (en) * | 2017-05-23 | 2020-07-14 | Impinj, Inc. | RFID tag rectifiers with bias current reuse |
TWI690131B (en) * | 2018-04-26 | 2020-04-01 | 國立暨南國際大學 | RF/DC converter |
CN112366652A (en) * | 2020-11-17 | 2021-02-12 | 盛科网络(苏州)有限公司 | Protection circuit and circuit protection system |
US11323111B1 (en) * | 2021-01-04 | 2022-05-03 | Realtek Semiconductor Corp. | High-frequency signal detector and method thereof |
US11990847B2 (en) * | 2022-07-19 | 2024-05-21 | King Fahd University Of Petroleum And Minerals | Body biasing of a CMOS rectifier for RF energy harvesting |
Citations (52)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5173849A (en) * | 1987-09-19 | 1992-12-22 | Magellan Corporation (Australia) Pty. Ltd. | Integratable synchronous rectifier |
US5289537A (en) * | 1991-11-07 | 1994-02-22 | Fujitsu Limited | On-hook transmission circuit in cable line |
US5493486A (en) * | 1995-03-17 | 1996-02-20 | Motorola, Inc. | High efficiency compact low power voltage doubler circuit |
US5825214A (en) * | 1995-10-12 | 1998-10-20 | Temic Telefunken Microelectronic Gmbh | Integrated circuit arrangement with diode characteristic |
US5982223A (en) * | 1997-06-20 | 1999-11-09 | Integrated Silicon Solution, Inc. | Charge pump system with improved programming current distribution |
US6078512A (en) * | 1996-11-29 | 2000-06-20 | France Telecom | Voltage rectifying device with integrated components |
US6208196B1 (en) * | 1999-03-02 | 2001-03-27 | Maxim Integrated Products, Inc. | Current mode charge pumps |
US6239651B1 (en) * | 1997-12-24 | 2001-05-29 | Stmicroelectronics S.A. | Negative load pump device |
US6252452B1 (en) * | 1998-08-25 | 2001-06-26 | Kabushiki Kaisha Toshiba | Semiconductor device |
US6433619B2 (en) * | 1999-06-30 | 2002-08-13 | Kabushiki Kaisha Toshiba | Pump circuit boosting a supply voltage |
US20030021158A1 (en) * | 2000-04-05 | 2003-01-30 | Bertrand Gomez | Load modulation device in a remotely powered integration circut |
US6727757B1 (en) * | 2003-01-02 | 2004-04-27 | Texas Instruments Incoporated | Biasing circuit for transconductors |
US20040212421A1 (en) * | 2003-02-25 | 2004-10-28 | Junichi Naka | Standard voltage generation circuit |
US20050205679A1 (en) * | 2004-03-17 | 2005-09-22 | Infineon Technologies Ag | Rectifier circuit |
US6967523B2 (en) * | 2000-11-21 | 2005-11-22 | Mosaid Technologies Incorporated | Cascaded charge pump power supply with different gate oxide thickness transistors |
US20050282505A1 (en) * | 2004-06-17 | 2005-12-22 | Kabushiki Kaisha Toshiba | Rectifier circuit and radio communication device |
US20060128345A1 (en) * | 2004-11-09 | 2006-06-15 | Kabushiki Kaisha Toshiba | Rectifier circuit and RFID tag |
US20070178857A1 (en) * | 2005-10-24 | 2007-08-02 | Firefly Power Technologies, Inc. | Method and apparatus for high efficiency rectification for various loads |
US20080078923A1 (en) * | 2006-09-29 | 2008-04-03 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US20080080214A1 (en) * | 2006-09-28 | 2008-04-03 | Kabushiki Kaisha Toshiba | Rectifier circuit and radio communication device using the same |
US7436241B2 (en) * | 2006-10-31 | 2008-10-14 | Au Optronics Corp. | Charge pump |
US20090010034A1 (en) * | 2006-01-25 | 2009-01-08 | Nec Corporation | Start signal detector circuit |
US7561866B2 (en) * | 2005-02-22 | 2009-07-14 | Impinj, Inc. | RFID tags with power rectifiers that have bias |
US7564297B2 (en) * | 2006-08-22 | 2009-07-21 | Nec Lcd Technologies, Ltd | Power supply circuit and electronic device equipped with same |
US20090225576A1 (en) * | 2005-07-08 | 2009-09-10 | Med-El Elektromedizinische Geraete Gmbh | Data and Power System Based on CMOS Bridge |
US7596003B2 (en) * | 2005-09-01 | 2009-09-29 | Fuji Device Technology Co., Ltd. | Electric power converter |
US20090268497A1 (en) * | 2008-04-25 | 2009-10-29 | National Taiwan University | Full-wave rectifying device |
US20100165686A1 (en) * | 2008-12-22 | 2010-07-01 | Texas Instruments Deutschland Gmbh | Rectifier circuit |
US20110025654A1 (en) * | 2009-07-30 | 2011-02-03 | Renesas Electronics Corporation | Differential amplifier circuit, data line driver using the same, and liquid crystal display apparatus |
US7929332B2 (en) * | 2007-06-29 | 2011-04-19 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor memory device and semiconductor device |
US7944279B1 (en) * | 2009-12-31 | 2011-05-17 | Nxp B.V. | Charge pump stage of radio-frequency identification transponder |
US20110298545A1 (en) * | 2010-06-07 | 2011-12-08 | Renesas Electronics Corporation | Rf power amplifier device and operating method thereof |
US20120049937A1 (en) * | 2010-08-27 | 2012-03-01 | Nxp B.V. | High efficiency charge pump |
US20120075897A1 (en) * | 2010-09-27 | 2012-03-29 | Semiconductor Energy Laboratory Co., Ltd. | Rectifier circuit and semiconductor device using the same |
US20120133419A1 (en) * | 2009-08-07 | 2012-05-31 | Alexander Frey | Trigger circuit and rectifier, in particular for a self-powered microsystem having a piezoelectric microgenerator |
US8248742B2 (en) * | 2009-07-23 | 2012-08-21 | Renesas Electronics Corporation | Semiconductor device |
US8301915B2 (en) * | 2008-10-02 | 2012-10-30 | Renesas Electronics Corporation | Semiconductor integrated circuit device and IC card using the same |
US20120274392A1 (en) * | 2011-04-27 | 2012-11-01 | Intersil Americas Inc. | Adaptive charge pump |
US8395505B2 (en) * | 2008-04-07 | 2013-03-12 | Alien Technology Corporation | Subset selection of RFID tags using light |
US20130069709A1 (en) * | 2011-09-16 | 2013-03-21 | North Carolina State University | Ac powered logic circuits and systems including same |
US8415837B2 (en) * | 2009-11-18 | 2013-04-09 | The Regents Of The University Of California | Switch mode voltage rectifier, RF energy conversion and wireless power supplies |
US20130155742A1 (en) * | 2011-12-16 | 2013-06-20 | Industrial Technology Research Institute | Micro-power rectifier and method thereof |
US20130297889A1 (en) * | 2012-05-02 | 2013-11-07 | Semiconductor Energy Laboratory Co., Ltd. | Storage device |
US8665255B2 (en) * | 2007-11-13 | 2014-03-04 | Sharp Kabushiki Kaisha | Power supply circuit and display device including the same |
US20140184299A1 (en) * | 2012-12-31 | 2014-07-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Voltage level shifter |
US20140254224A1 (en) * | 2013-03-08 | 2014-09-11 | Infineon Technologies Ag | Rectifier Circuit |
US20140306768A1 (en) * | 2013-04-15 | 2014-10-16 | Novatek Microelectronics Corp. | Operational amplifier circuit |
US20140368286A1 (en) * | 2013-06-13 | 2014-12-18 | International Business Machines Corporation | Low Noise Voltage Controlled Oscillator |
US20150043260A1 (en) * | 2013-08-12 | 2015-02-12 | The Penn State Research Foundation | Power rectifier using tunneling field effect transistor |
US20150054550A1 (en) * | 2013-08-20 | 2015-02-26 | Semiconductor Energy Laboratory Co., Ltd. | Signal processing device, and driving method and program thereof |
US20150244326A1 (en) * | 2014-02-24 | 2015-08-27 | Samsung Electro-Mechanics Co., Ltd. | Adaptive bias circuit and power amplifier |
US20150295492A1 (en) * | 2012-07-23 | 2015-10-15 | Smarter Microelectronics (Guang Zhou) Co., Ltd. | Silicon-on-insulator-based voltage generation circuit |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5178140A (en) * | 1991-09-05 | 1993-01-12 | Telectronics Pacing Systems, Inc. | Implantable medical devices employing capacitive control of high voltage switches |
JP4253197B2 (en) * | 2003-02-17 | 2009-04-08 | 株式会社東芝 | Power converter |
JP4839440B2 (en) * | 2006-06-27 | 2011-12-21 | 国立大学法人東北大学 | Rectifier circuit |
JP5209571B2 (en) * | 2009-06-05 | 2013-06-12 | トッパン・フォームズ株式会社 | Luminescent medium |
-
2014
- 2014-03-31 JP JP2014073671A patent/JP6289974B2/en active Active
- 2014-11-05 US US14/534,105 patent/US9184671B2/en active Active
-
2015
- 2015-10-02 US US14/874,240 patent/US9379638B2/en active Active
Patent Citations (54)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5173849A (en) * | 1987-09-19 | 1992-12-22 | Magellan Corporation (Australia) Pty. Ltd. | Integratable synchronous rectifier |
US5289537A (en) * | 1991-11-07 | 1994-02-22 | Fujitsu Limited | On-hook transmission circuit in cable line |
US5493486A (en) * | 1995-03-17 | 1996-02-20 | Motorola, Inc. | High efficiency compact low power voltage doubler circuit |
US5825214A (en) * | 1995-10-12 | 1998-10-20 | Temic Telefunken Microelectronic Gmbh | Integrated circuit arrangement with diode characteristic |
US6078512A (en) * | 1996-11-29 | 2000-06-20 | France Telecom | Voltage rectifying device with integrated components |
US5982223A (en) * | 1997-06-20 | 1999-11-09 | Integrated Silicon Solution, Inc. | Charge pump system with improved programming current distribution |
US6239651B1 (en) * | 1997-12-24 | 2001-05-29 | Stmicroelectronics S.A. | Negative load pump device |
US6252452B1 (en) * | 1998-08-25 | 2001-06-26 | Kabushiki Kaisha Toshiba | Semiconductor device |
US6208196B1 (en) * | 1999-03-02 | 2001-03-27 | Maxim Integrated Products, Inc. | Current mode charge pumps |
US6433619B2 (en) * | 1999-06-30 | 2002-08-13 | Kabushiki Kaisha Toshiba | Pump circuit boosting a supply voltage |
US20030021158A1 (en) * | 2000-04-05 | 2003-01-30 | Bertrand Gomez | Load modulation device in a remotely powered integration circut |
US6967523B2 (en) * | 2000-11-21 | 2005-11-22 | Mosaid Technologies Incorporated | Cascaded charge pump power supply with different gate oxide thickness transistors |
US6727757B1 (en) * | 2003-01-02 | 2004-04-27 | Texas Instruments Incoporated | Biasing circuit for transconductors |
US20040212421A1 (en) * | 2003-02-25 | 2004-10-28 | Junichi Naka | Standard voltage generation circuit |
US20050205679A1 (en) * | 2004-03-17 | 2005-09-22 | Infineon Technologies Ag | Rectifier circuit |
US20050282505A1 (en) * | 2004-06-17 | 2005-12-22 | Kabushiki Kaisha Toshiba | Rectifier circuit and radio communication device |
US7424265B2 (en) * | 2004-06-17 | 2008-09-09 | Kabushiki Kaisha Toshiba | Rectifier circuit and radio communication device |
US20060128345A1 (en) * | 2004-11-09 | 2006-06-15 | Kabushiki Kaisha Toshiba | Rectifier circuit and RFID tag |
US7561866B2 (en) * | 2005-02-22 | 2009-07-14 | Impinj, Inc. | RFID tags with power rectifiers that have bias |
US20090225576A1 (en) * | 2005-07-08 | 2009-09-10 | Med-El Elektromedizinische Geraete Gmbh | Data and Power System Based on CMOS Bridge |
US7596003B2 (en) * | 2005-09-01 | 2009-09-29 | Fuji Device Technology Co., Ltd. | Electric power converter |
US20070178857A1 (en) * | 2005-10-24 | 2007-08-02 | Firefly Power Technologies, Inc. | Method and apparatus for high efficiency rectification for various loads |
US20090010034A1 (en) * | 2006-01-25 | 2009-01-08 | Nec Corporation | Start signal detector circuit |
US7564297B2 (en) * | 2006-08-22 | 2009-07-21 | Nec Lcd Technologies, Ltd | Power supply circuit and electronic device equipped with same |
US20080080214A1 (en) * | 2006-09-28 | 2008-04-03 | Kabushiki Kaisha Toshiba | Rectifier circuit and radio communication device using the same |
US20080078923A1 (en) * | 2006-09-29 | 2008-04-03 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US7436241B2 (en) * | 2006-10-31 | 2008-10-14 | Au Optronics Corp. | Charge pump |
US7929332B2 (en) * | 2007-06-29 | 2011-04-19 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor memory device and semiconductor device |
US8665255B2 (en) * | 2007-11-13 | 2014-03-04 | Sharp Kabushiki Kaisha | Power supply circuit and display device including the same |
US8395505B2 (en) * | 2008-04-07 | 2013-03-12 | Alien Technology Corporation | Subset selection of RFID tags using light |
US20090268497A1 (en) * | 2008-04-25 | 2009-10-29 | National Taiwan University | Full-wave rectifying device |
US8301915B2 (en) * | 2008-10-02 | 2012-10-30 | Renesas Electronics Corporation | Semiconductor integrated circuit device and IC card using the same |
US20100165686A1 (en) * | 2008-12-22 | 2010-07-01 | Texas Instruments Deutschland Gmbh | Rectifier circuit |
US8248742B2 (en) * | 2009-07-23 | 2012-08-21 | Renesas Electronics Corporation | Semiconductor device |
US20110025654A1 (en) * | 2009-07-30 | 2011-02-03 | Renesas Electronics Corporation | Differential amplifier circuit, data line driver using the same, and liquid crystal display apparatus |
US20120133419A1 (en) * | 2009-08-07 | 2012-05-31 | Alexander Frey | Trigger circuit and rectifier, in particular for a self-powered microsystem having a piezoelectric microgenerator |
US8415837B2 (en) * | 2009-11-18 | 2013-04-09 | The Regents Of The University Of California | Switch mode voltage rectifier, RF energy conversion and wireless power supplies |
US7944279B1 (en) * | 2009-12-31 | 2011-05-17 | Nxp B.V. | Charge pump stage of radio-frequency identification transponder |
US20110298545A1 (en) * | 2010-06-07 | 2011-12-08 | Renesas Electronics Corporation | Rf power amplifier device and operating method thereof |
US20120049937A1 (en) * | 2010-08-27 | 2012-03-01 | Nxp B.V. | High efficiency charge pump |
US8792260B2 (en) * | 2010-09-27 | 2014-07-29 | Semiconductor Energy Laboratory Co., Ltd. | Rectifier circuit and semiconductor device using the same |
US20120075897A1 (en) * | 2010-09-27 | 2012-03-29 | Semiconductor Energy Laboratory Co., Ltd. | Rectifier circuit and semiconductor device using the same |
US20120274392A1 (en) * | 2011-04-27 | 2012-11-01 | Intersil Americas Inc. | Adaptive charge pump |
US20130069709A1 (en) * | 2011-09-16 | 2013-03-21 | North Carolina State University | Ac powered logic circuits and systems including same |
US20130155742A1 (en) * | 2011-12-16 | 2013-06-20 | Industrial Technology Research Institute | Micro-power rectifier and method thereof |
US20130297889A1 (en) * | 2012-05-02 | 2013-11-07 | Semiconductor Energy Laboratory Co., Ltd. | Storage device |
US20150295492A1 (en) * | 2012-07-23 | 2015-10-15 | Smarter Microelectronics (Guang Zhou) Co., Ltd. | Silicon-on-insulator-based voltage generation circuit |
US20140184299A1 (en) * | 2012-12-31 | 2014-07-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Voltage level shifter |
US20140254224A1 (en) * | 2013-03-08 | 2014-09-11 | Infineon Technologies Ag | Rectifier Circuit |
US20140306768A1 (en) * | 2013-04-15 | 2014-10-16 | Novatek Microelectronics Corp. | Operational amplifier circuit |
US20140368286A1 (en) * | 2013-06-13 | 2014-12-18 | International Business Machines Corporation | Low Noise Voltage Controlled Oscillator |
US20150043260A1 (en) * | 2013-08-12 | 2015-02-12 | The Penn State Research Foundation | Power rectifier using tunneling field effect transistor |
US20150054550A1 (en) * | 2013-08-20 | 2015-02-26 | Semiconductor Energy Laboratory Co., Ltd. | Signal processing device, and driving method and program thereof |
US20150244326A1 (en) * | 2014-02-24 | 2015-08-27 | Samsung Electro-Mechanics Co., Ltd. | Adaptive bias circuit and power amplifier |
Also Published As
Publication number | Publication date |
---|---|
US9184671B2 (en) | 2015-11-10 |
JP2015198465A (en) | 2015-11-09 |
US20150280606A1 (en) | 2015-10-01 |
JP6289974B2 (en) | 2018-03-07 |
US9379638B2 (en) | 2016-06-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9379638B2 (en) | Semiconductor device which generates a DC power supply from an AC power supply | |
US11139735B2 (en) | Drive circuit, drive method and integrated circuit thereof | |
US7208996B2 (en) | Charge pump circuit | |
US8344791B2 (en) | Charge pump circuits and methods | |
US7208997B2 (en) | Charge pump power supply circuit | |
WO2019120295A1 (en) | Power supply circuit, series power supply method and computing system thereof | |
JP4849907B2 (en) | Charge pump circuit | |
TW201817147A (en) | Balancing charge pump circuits | |
US20020130704A1 (en) | Charge pump circuit | |
US20080030261A1 (en) | Charge Pump Circuit | |
KR20040089535A (en) | Charge pump circuit | |
US9438103B2 (en) | Low voltage and high driving charge pump | |
JP2017514445A (en) | Charge recycling circuit | |
JP2008253031A (en) | Charge pump circuit | |
US7683699B2 (en) | Charge pump | |
CN107306082B (en) | Charge pump circuit | |
CN110224576B (en) | Switching power conversion device and multi-stage switching power supply circuit therein | |
US20180331626A1 (en) | Dc/dc converter | |
US6141229A (en) | Voltage boosting circuit and method thereof | |
Hussein | Design and Simulation of a High Performance CMOS Voltage Doublers using Charge Reuse Technique | |
JP6454800B2 (en) | Semiconductor device | |
US9112406B2 (en) | High efficiency charge pump circuit | |
JP2001245468A (en) | Booster circuit | |
JP6889047B2 (en) | Switching control circuit | |
JP3628664B2 (en) | Charge pump circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN Free format text: CHANGE OF ADDRESS;ASSIGNOR:RENESAS ELECTRONICS CORPORATION;REEL/FRAME:044928/0001 Effective date: 20150806 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |