US20140327478A1 - Wideband frequency synthesizer and frequency synthesizing method thereof - Google Patents
Wideband frequency synthesizer and frequency synthesizing method thereof Download PDFInfo
- Publication number
- US20140327478A1 US20140327478A1 US13/961,896 US201313961896A US2014327478A1 US 20140327478 A1 US20140327478 A1 US 20140327478A1 US 201313961896 A US201313961896 A US 201313961896A US 2014327478 A1 US2014327478 A1 US 2014327478A1
- Authority
- US
- United States
- Prior art keywords
- frequency
- signal
- unit
- oscillating
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 11
- 230000002194 synthesizing effect Effects 0.000 title claims abstract description 9
- 238000001914 filtration Methods 0.000 claims description 8
- 238000013461 design Methods 0.000 description 9
- 238000004891 communication Methods 0.000 description 8
- 238000010586 diagram Methods 0.000 description 6
- 230000005540 biological transmission Effects 0.000 description 4
- 230000010355 oscillation Effects 0.000 description 4
- 230000009977 dual effect Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000000969 carrier Substances 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000008713 feedback mechanism Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
- 238000001228 spectrum Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
- H03L2207/12—Indirect frequency synthesis using a mixer in the phase-locked loop
Definitions
- the invention relates to a frequency synthesizer and a frequency synthesizing method. Particularly, the invention relates to a wideband frequency synthesizer capable of improving a frequency operation range by additionally configuring a voltage-controlled oscillator and a frequency synthesizing method thereof.
- CMOSFET complementary metal oxide semiconductor field effect transistor
- the frequency synthesizer provides the local oscillating signal required by the radio frequency (RF) transceiver in frequency up/down-conversion or linear modulation. Therefore, the quality of the local oscillating signal is an important factor determining a signal transmission quality.
- RF radio frequency
- the quality of the local oscillating signal is an important factor determining a signal transmission quality.
- a multi-carrier system for example, an orthogonal frequency division modulation (OFDM) communication system
- OFDM orthogonal frequency division modulation
- high-density orthogonal carriers have a more strict demanding on frequency spectrum purity of a local oscillation source.
- it In a wireless application of a high application frequency, it must have a high performance requirement on the output signal generated by the frequency synthesizer, so as to generate a clean and stable local oscillating signal for integrating with the wireless transceiver.
- the frequency synthesizer since there is only one voltage-controlled oscillator, the frequency operation range thereof is smaller, which cannot satisfy the demand on operation bandwidth in today's multi-standard communication system. Therefore, in order to apply in the system simultaneously complying with a plurality of different communication protocol standards, for example, IEEE 802.11b/g, 802.16d, ultra wide band, etc., the frequency synthesizer is required to have a wide operation frequency range when it is designed. A plurality of wideband frequency synthesizers are successively developed and discussed in recent years.
- the conventional wideband frequency synthesizer applies a plurality sets of phase-locked loop (PLL) circuits and a plurality sets of frequency dividers in collaboration with a multiplexer, such that the output frequency can fall in different application frequency bands.
- PLL phase-locked loop
- a combination of a plurality of different frequency synthesizers can also result in the fact that the output frequency falls in different application frequency bands, so as to satisfy the demand of the wideband application.
- the invention is directed to a wideband frequency synthesizer and a frequency synthesizing method thereof, by which an output frequency range of the wideband frequency synthesizer is broadened through a low complexity circuit design.
- the invention provides a wideband frequency synthesizer including a phase-locked loop unit, a first voltage-controlled oscillating unit and a first frequency mixer unit.
- the phase-locked loop unit receives a reference signal and a feedback signal and generates a first oscillating signal according to the reference signal and the feedback signal.
- the first voltage-controlled oscillating unit generates a second oscillating signal.
- the first frequency mixer unit is coupled to the phase-locked loop unit and the first voltage-controlled oscillating unit, and receives the first oscillating signal and the second oscillating signal, and mixes frequencies of the first oscillating signal and the second oscillating signal to generate an output signal, and takes the output signal as the feedback signal for outputting to the phase-locked loop unit.
- the phase-locked loop unit includes a frequency divider, a phase frequency detector, a charge pump, a loop filter and a first voltage-controlled oscillator.
- the frequency divider is coupled to the first frequency mixer unit for receiving the feedback signal, and divides a frequency of the feedback signal to generate a frequency-divided feedback signal.
- the phase frequency detector is coupled to the frequency divider, and receives the reference signal and the frequency-divided feedback signal, and generates a phase difference signal according to the reference signal and the frequency-divided feedback signal.
- the charge pump is coupled to the phase frequency detector for receiving the phase difference signal, and generates a charging signal according to the phase difference signal.
- the loop filter is coupled to the charge pump for receiving the charging signal, and generates a control signal according to the charging signal.
- the first voltage-controlled oscillator is coupled to the loop filter for receiving the control signal, and generates the first oscillating signal according to the control signal.
- the frequency divider is an integer frequency divider or a fractional frequency divider.
- the first voltage-controlled unit includes a second voltage-controlled oscillator and a frequency selection unit.
- the second voltage controlled-oscillator generates the second oscillating signal.
- the frequency selection unit receives the second oscillating signal, and directly outputs the second oscillating signal or divides a frequency of the second oscillating signal to generate the frequency divided second oscillating signal.
- the first frequency mixer unit includes a frequency mixer, a frequency mixing filter and a selection unit.
- the frequency mixer is coupled to the phase-locked loop unit and the first voltage-controlled oscillating unit for receiving the first oscillating signal and the second oscillating signal, and mixes a frequency of the first oscillating signal by using the second oscillating signal to generate a frequency mixing signal.
- the frequency mixing filter is coupled to the frequency mixer for receiving the frequency mixing signal, and performs a low-pass filtering or a high-pass filtering on the frequency mixing signal to generate the filtered frequency mixing signal.
- the selection unit is coupled to the phase-locked loop unit and the frequency mixing filter, and selects to output the first oscillating signal or the frequency mixing signal to generate the output signal.
- the wideband frequency synthesizer further includes a pre-frequency dividing unit.
- the pre-frequency dividing unit is coupled between the frequency mixer unit and the phase-locked loop unit, and divides a frequency of the feedback signal to generate the frequency-divided feedback signal when the frequency of the feedback signal is higher than a predetermined value.
- the wideband frequency synthesizer further includes a second voltage-controlled oscillating unit and a second frequency mixer unit.
- the second voltage-controlled oscillating unit generates a third oscillating signal.
- the second frequency mixer unit is coupled between the first frequency mixer unit and the phase-locked loop unit, and is coupled to the second oscillating unit, and mixes a frequency of the first oscillating signal by using the third oscillating signal to generate the first oscillating signal mixed with the third oscillating signal.
- the invention provides a frequency synthesizing method of a frequency synthesizer, which includes following steps.
- a phase-locked loop unit is provided, and the phase-locked loop unit generates a first oscillating signal according to a reference signal and a feedback signal.
- a voltage-controlled oscillating unit is provided, and the voltage-controlled oscillating unit generates a second oscillating signal.
- a frequency mixer unit is provided, and the frequency mixer unit mixes frequencies of the first oscillating signal and the second oscillating signal to generate an output signal, and take the output signal as the feedback signal for outputting.
- the frequency synthesizer applies the frequency mixer unit in collaboration with the phase-locked loop unit and the voltage-controlled oscillating unit, where the frequency mixer unit mixes frequencies of two oscillating signals output by the phase-locked loop unit and the voltage-controlled oscillating unit.
- the frequency synthesizer of the invention further takes the output signal generated by the frequency mixer unit as the feedback signal, and feeds back the feedback signal to the phase-locked loop unit, such that the phase-locked loop unit is locked to a wider frequency range to accordingly generate the stable oscillating signal.
- the invention increases an applicable bandwidth of the wideband frequency synthesizer, and avoids a complicated hardware circuit design, so as to achieve an effect of low power consumption and low fabrication cost.
- FIG. 1 is a schematic diagram of a wideband frequency synthesizer according to an embodiment of the invention.
- FIG. 2 is a schematic diagram of a wideband frequency synthesizer according to another embodiment of the invention.
- FIG. 3 is a schematic diagram of a wideband frequency synthesizer according to still another embodiment of the invention.
- the invention provides a wideband frequency synthesizer based on a phase-locked loop (PLL), and by combining another voltage-controlled oscillator with free oscillation and a frequency mixer, an operation bandwidth of the frequency synthesizer is increased.
- a sum frequency signal or a difference frequency signal generated by the frequency mixer is output to the PLL unit to lock an output of the voltage-controlled oscillator in the PLL unit.
- the frequency synthesizer of the invention may have a continuous and wideband operation frequency range, so as to implement the wideband frequency synthesizer with a simple circuit structure.
- FIG. 1 is a schematic diagram of a frequency synthesizer according to an embodiment of the invention.
- the frequency synthesizer 100 includes a phase-locked loop (PLL) unit 110 , a voltage-controlled oscillating unit 120 and a frequency mixer unit 130 .
- the frequency mixer unit 130 is coupled to the PLL unit 110 and the voltage-controlled oscillating unit 120 .
- the PLL unit 110 receives a reference signal Sref and a feedback signal Sfb, and the PLL unit 110 generates a first oscillating signal Sosc 1 according to the reference signal Sref and the feedback signal Sfb.
- the PLL unit 110 is a negative feedback system, and in the present embodiment, the PLL unit 110 maintains a fixed phase relationship between a phase of the first oscillating signal Sosc 1 and a phase of the reference signal Sref by using the feedback signal Sfb, and a frequency of the first oscillating signal Sosc 1 also has a corresponding relationship due to a design of internal devices of the PLL unit 110 .
- the voltage-controlled oscillating unit 120 generates a second oscillating signal Sosc 2 .
- the voltage-controlled oscillating unit 120 of the present embodiment includes a voltage-controlled oscillator for generating the second oscillating signal Sosc 2 . Therefore, the frequency mixer unit 130 receives the first oscillating signal Sosc 1 and the second oscillating signal Sosc 2 , and mixes frequencies of the first oscillating signal Sosc 1 and the second oscillating signal Sosc 2 to generate an output signal Sout, and takes the output signal Sout as the feedback signal Sfb for outputting to the PLL unit 110 .
- the frequency miser unit 130 respectively receives the first oscillating signal Sosc 1 output by the PLL unit 110 and the second oscillating signal Sosc 2 output by the voltage-controlled oscillating unit 120 , and mixes the frequencies of the first oscillating signal Sosc 1 and the second oscillating signal Sosc 2 .
- the frequency mixing operation may include generating a difference frequency signal by subtracting the frequencies of the first oscillating signal Sosc 1 and the second oscillating signal Sosc 2 and generating a sum frequency signal by adding the frequencies of the first oscillating signal Sosc 1 and the second oscillating signal Sosc 2
- the output signal Sout of the frequency synthesizer 100 can be the sum frequency signal or the difference frequency signal of the frequency mixer unit 130 , or the first oscillating signal Sosc 1 can be directly output to serve as the output signal Sout, which is not limited by the invention.
- the output signal Sout is the difference frequency signal generated by the frequency mixer unit 130 , and it is assumed that the frequency of the first oscillating signal Sosc 1 is f1 and the frequency of the second oscillating signal Sosc 2 is f2, the frequency of the output signal Sout is
- the feedback signal Sfb generated by the frequency mixer unit 130 is fed back to the PLL unit 110 , and the voltage-controlled oscillator in the PLL unit 110 reaches a self-stable state.
- the frequency mixer unit 130 can generate the stable sum frequency signal and difference frequency signal according to the first oscillating signal Sosc 1 and the second oscillating signal Sosc 2 . Therefore, even if the voltage-controlled oscillating unit 120 is in a free oscillation state, the frequency of the output signal Sout is still maintained stable.
- the frequency synthesizer of the invention can stably control dual oscillators through the single PLL, by which not only the circuit structure of the frequency synthesizer is simple, the applicable frequency range of the frequency synthesizer is also broadened. Moreover, if the feedback signal Sfb is the difference frequency signal, since a frequency of the difference frequency signal is lower, a locking time of the PLL unit can be shortened. Namely, the frequency operation range of the frequency synthesizer can be effectively increased by only using an additional oscillator and a mixer.
- FIG. 2 is a schematic diagram of a frequency synthesizer according to another embodiment of the invention.
- the frequency synthesizer 200 includes a PLL unit 210 , a voltage-controlled oscillating unit 220 and a frequency mixer unit 230 , and coupling relations and functions thereof are the same or similar to that of the PLL unit 110 , the voltage-controlled oscillating unit 120 and the frequency mixer unit 130 , which are not repeated.
- a difference between the present embodiment and the aforementioned embodiment is that the frequency synthesizer 200 of the present embodiment further includes a pre-frequency dividing unit 240 .
- the pre-frequency dividing unit 240 is coupled between the frequency mixer unit 230 and the PLL unit 210 , and when a frequency of a feedback signal Sfb_ 1 is higher than a predetermined value, the pre-frequency dividing unit 240 divides the frequency of the feedback signal Sfb_ 1 to generate a frequency-divided feedback signal Sfb_ 2 .
- the PLL unit 210 , the voltage-controlled oscillating unit 220 , the frequency mixer unit 230 and the pre-frequency dividing unit 240 are described in detail below.
- the PLL unit 210 includes a phase frequency detector 211 , a charge pump 212 , a loop filter 213 , a first voltage-controlled oscillator 214 and a frequency divider 215 .
- the phase frequency detector 211 receives the reference signal Sref and a frequency-divided feedback signal Sfb_ 3 , and generates a phase difference signal Sphd according to the reference signal Sref and the frequency-divided feedback signal Sfb_ 3 .
- phase frequency detector 211 when the phase frequency detector 211 receives the reference signal Sref and the frequency-divided feedback signal Sfb_ 3 , the phase frequency detector 211 compares frequency phases of the reference signal Sref and the frequency-divided feedback signal Sfb_ 3 , and generates the phase difference signal Sphd according to a phase difference between the reference signal Sref and the frequency-divided feedback signal Sfb_ 3 .
- the charge pump 212 is coupled to the phase frequency detector 211 for receiving the phase difference signal Sphd, and generates a charging signal Scp according to the phase difference signal Sphd.
- the charge pump 212 receives the phase difference signal Sphd, the charge pump 212 generates the corresponding charging signal Scp.
- the charge pump 212 generates a corresponding charging pump current according to the phase difference signal Sphd, or generates a corresponding charging voltage while taking the phase difference signal Sphd as charging/discharging reference, which is not limited by the invention.
- the loop filter 213 is coupled to the charge pump 212 for receiving the charging signal Scp, and generates a control signal Svc according to the charging signal Scp.
- the loop filter 213 is a low-pass filter, which is used for filtering noises in the charging signal Scp to generate a better control signal Svc.
- the first voltage-controlled oscillator 214 is coupled to the loop filter 213 for receiving the control signal Svc, and generates the first oscillating signal Sosc 1 according to the control signal Svc. Namely, an oscillation frequency of the first oscillating signal Sosc 1 is changed as the control signal Svc changes.
- the frequency divider 215 is coupled to the pre-frequency dividing unit 240 for receiving the feedback signal Sfb_ 2 generated by the pre-frequency dividing unit 240 , and divides a frequency of the feedback signal Sfb_ 2 to generate the frequency-divided feedback signal Sfb_ 3 .
- the frequency divider 215 can be a multi-modulus integer frequency divider, and a provided divisor is a positive integer.
- the divisor of the frequency divider 215 is 16, and when the feedback signal Sfb_ 2 is 2.4 GHz, the frequency-divided feedback signal Sfb_ 3 is 150 MHz.
- setting of the divisor is determined according to an actual application, and the divisor of the frequency divider 215 can also be set to 1, i.e. the feedback signal Sfb_ 2 is directly taken as the feedback signal Sfb_ 3 for outputting to the PLL detector 211 without performing the frequency dividing operation, though the invention is not limited thereto.
- the PLL unit 110 of the invention can also be a fractional PLL.
- the frequency divider 215 is not limited to the integer frequency divider, and the fractional PLL may further improve a frequency resolution.
- the PLL unit 210 of the present embodiment receives the feedback signal Sfb_ 2 output by the pre-frequency dividing unit 240 , and divides the frequency of the feedback signal Sfb_ 2 to generate the frequency-divided feedback signal Sfb_ 3 . Then, an output frequency of the voltage-controlled oscillator 214 is controlled by comparing a phase difference between the frequency-divided feedback signal Sfb_ 3 and the reference signal Sref.
- the frequency divider 215 is generally a multi-modulus frequency divider. Therefore, in the present embodiment, the pre-frequency dividing unit 240 can be disposed in front of the frequency divider 215 for resolving a problem of low operation frequency of the multi-modulus frequency divider 215 .
- the pre-frequency dividing unit 240 includes a switching unit 241 , a pre-divider 242 and a switching unit 243 . If the frequency of the feedback signal Sfb_ 1 output by the frequency mixer unit 230 is greater than a predetermined value, and exceeds a frequency range that can be handled by the frequency divider 215 , the switching unit 241 can output the signal to the pre-divider 242 . In this way, the pre-divider 242 first performs low-modulus frequency dividing on the feedback signal Sfb_ 1 to generate the feedback signal Sfb_ 2 with a lower frequency, and the switching unit 243 outputs the feedback signal Sfb_ 2 to the PLL unit 210 . If the frequency of the feedback signal Sfb_ 1 output by the frequency mixer unit 230 is not greater than the predetermined value, the switching unit 241 and the switching unit 243 directly take the feedback signal Sfb_ 1 as the feedback signal Sfb_ 2 for outputting.
- the pre-frequency dividing unit 240 can directly output the difference frequency signal output by the frequency mixer unit 230 , and the divisor of the frequency divider 215 is correspondingly smaller, so that the design of the frequency divider 215 is not complicated and is easy to be implemented.
- the frequency divider with a low divisor can speed the locking time of the PLL unit 210 .
- the voltage-controlled oscillating unit 220 includes a second voltage-controlled oscillator 221 and a frequency selection unit 222 .
- the second voltage-controlled oscillator 221 is used for generating the second oscillating signal Sosc 2 _ 1 .
- the frequency selection unit is coupled to the second voltage-controlled oscillator 221 for receiving the second oscillating signal Sosc 2 _ 1 , and directly outputs the second oscillating signal Sosc 2 _ 1 or divides the frequency of the second oscillating signal Sosc 2 _ 1 to output the second oscillating signal Sosc 2 _ 2 .
- Setting of the frequency selection unit 222 is determined according to an actual application requirement, which is not limited by the invention.
- the frequency mixer unit 230 includes a frequency mixer 231 , a frequency mixing filter 232 and a selection unit 234 .
- the frequency mixer 231 is coupled to the PLL unit 210 and the voltage-controlled oscillating unit 221 for receiving the first oscillating signal Sosc 1 and the second oscillating signal Sosc 2 _ 2 , and mixes the frequency of the first oscillating signal Sosc 1 by using the second oscillating signal Sosc 2 _ 2 to generate a frequency mixing signal Smix_ 1 .
- the frequency mixer 231 mixes two signals with different frequencies, and outputs a sum frequency signal or a difference frequency signal to achieve a frequency up/down-conversion effect.
- the frequency mixer 231 can be implemented by a double-balanced passive switching mixer circuit, though the invention is not limited thereto.
- the voltage-controlled oscillator in the PLL unit 210 in the wideband frequency synthesizer of the invention can be locked by the feedback signal. In this way, the sum frequency signal and the difference frequency signal generated by the frequency mixer 231 are all stable signals, and both have a good phase noise performance.
- the frequency mixing filter 232 is coupled to the frequency mixer 231 for receiving the frequency mixing signal Smix_ 1 , and performs a low-pass filtering or a high-pass filtering on the frequency mixing signal Smix_ 1 to generate the filtered frequency mixing signal Smix_ 2 .
- the frequency mixing filter 232 can be a low-pass filter for filtering the high-frequency components of the frequency mixing signal Smix_ 1 to generate a pure frequency mixing signal Smix_ 2 serving as the difference frequency signal.
- the frequency mixing filter 232 can be used to filter the low-pass components and noises in the frequency mixing signal Smix_ 1 to generate the pure frequency mixing signal Smix_ 2 serving as the sum frequency signal.
- the frequency mixing filter 232 can be set and configured according to an actual application requirement, which is not limited by the invention.
- the selection unit 234 is coupled to the PLL unit 210 and the frequency mixing filter 232 , and selects to output the first oscillating signal Sosc 1 or the frequency mixing signal Smix_ 2 to generate the output signal Sout. Further, through selection of the selection unit 234 , the first oscillating signal Sosc 1 or the frequency mixing signal Smix_ 2 can be selected to serve as the output signal Sout of the wideband frequency synthesizer. According to the above descriptions, through control and setting of the frequency mixing filter 232 and the selection unit 234 , the oscillating signal output by the voltage-controlled oscillator 214 can be directly output, or the sum frequency signal or the difference frequency signal of two oscillating signals can be output.
- the frequency synthesizer 200 of the present embodiment can simultaneously obtain the difference frequency signal and the sum frequency signal of dual voltage-controlled oscillator through the frequency mixing technique, and in collaboration with the negative feedback mechanism of the PLL, a single control loop is formed and the PLL unit can lock the output of the voltage-controlled oscillator by using the difference frequency signal or the sum frequency signal, such that the frequency operation range of the wideband frequency synthesizer can be greatly broadened.
- a frequency synthesizing method of the frequency synthesizer is deduced as follows. First, a PLL unit is provided, and the PLL unit generates a first oscillating signal according to a reference signal and a feedback signal (step S 301 ). Then, a voltage-controlled oscillating unit is provided, and the voltage-controlled oscillating unit generates a second oscillating signal (step S 302 ). Then, a frequency mixer unit is provided, and the frequency mixer unit mixes frequencies of the first oscillating signal and the second oscillating signal to generate an output signal, and take the output signal as the feedback signal for outputting (step S 303 ). In this way, according to the frequency synthesizing method of the invention, it is only required to additionally configure a voltage-controlled oscillator and a frequency mixer on the PLL structure to greatly increase the frequency operation range of the frequency synthesizer.
- FIG. 3 is a schematic diagram of a frequency synthesizer according to another embodiment of the invention.
- the wideband frequency synthesizer 300 includes a PLL unit 310 , a voltage-controlled oscillating unit 320 and a frequency mixer unit 330 , where functions thereof are the same or similar to the PLL unit 110 , the voltage-controlled oscillating unit 120 and the frequency mixer unit 130 of the aforementioned embodiment, which are not repeated.
- the frequency synthesizer 300 of the present embodiment further includes a voltage-controlled oscillating unit 340 and a frequency mixer unit 350 .
- the voltage-controlled oscillating unit 340 is used for generating a third oscillating signal Sosc 3 .
- the frequency mixer unit 350 is coupled between the frequency mixer unit 330 and the PLL unit 310 , and is coupled to the voltage-controlled oscillating unit 340 , and is used for mixing the frequency of the first oscillating signal Sosc 1 _ 1 by using the third oscillating signal Sosc 3 to generate the first oscillating signal Sosc 1 _ 2 mixed with the third oscillating signal Sosc 3 .
- the frequency of the first oscillating signal output by the PLL unit 310 is further mixed by the other frequency mixer 350 .
- two frequency units and two voltage-controlled oscillating units can be configured according to an actual application requirement, such that a frequency band of the output signal is broadened, and the output signal can also reach a stable state through locking of a single PLL, and the frequency operation range of the wideband frequency synthesizer 300 is broadened.
- the frequency synthesizer mixes frequencies of the oscillating signals generated by two voltage-controlled oscillators to generate the difference frequency signal and the sum frequency signal of the dual oscillating signal. Then, the difference frequency signal or the sum frequency signal is used to lock the voltage-controlled oscillator in the PLL, such that the difference frequency signal and the sum frequency signal all have a good phase noise performance to stablize the output signal of the frequency mixer and broaden the applicable bandwidth of the frequency synthesizer.
- the operation frequency of the frequency divider is decreased through the low-frequency loop control and the low-frequency feedback, such that the frequency divider is easy to overcome obstacles of the high-frequency circuit design. Therefore, the circuit structure complexity of the frequency synthesizer is decreased to achieve effects of low-power consumption, low cost and fast locking time.
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
Description
- This application claims the priority benefit of Taiwan application serial no. 102116118, filed on May 6, 2013. The entirety of the above-mentioned patent application is hereby incorporated by reference herein and made a part of this specification.
- 1. Technical Field
- The invention relates to a frequency synthesizer and a frequency synthesizing method. Particularly, the invention relates to a wideband frequency synthesizer capable of improving a frequency operation range by additionally configuring a voltage-controlled oscillator and a frequency synthesizing method thereof.
- 2. Related Art
- In recent years, along with booming development of wireless technology, wireless communication is widely used in people's daily life. Along with quick development of applications of communication techniques, demands on data transmission amount and data transmission speed are greatly increased, and a wide transmission bandwidth is generally required to improve a bit transmission rate. A main challenge of the wireless communication domain lies in a highly integrated and low cost complementary metal oxide semiconductor field effect transistor (CMOSFET) chip, and in a transceiver of a communication system, a frequency synthesizer is generally used to provide a stable local oscillating signal.
- In detail, the frequency synthesizer provides the local oscillating signal required by the radio frequency (RF) transceiver in frequency up/down-conversion or linear modulation. Therefore, the quality of the local oscillating signal is an important factor determining a signal transmission quality. Especially, in a multi-carrier system, for example, an orthogonal frequency division modulation (OFDM) communication system, high-density orthogonal carriers have a more strict demanding on frequency spectrum purity of a local oscillation source. In a wireless application of a high application frequency, it must have a high performance requirement on the output signal generated by the frequency synthesizer, so as to generate a clean and stable local oscillating signal for integrating with the wireless transceiver.
- Moreover, regarding the conventional frequency synthesizer, since there is only one voltage-controlled oscillator, the frequency operation range thereof is smaller, which cannot satisfy the demand on operation bandwidth in today's multi-standard communication system. Therefore, in order to apply in the system simultaneously complying with a plurality of different communication protocol standards, for example, IEEE 802.11b/g, 802.16d, ultra wide band, etc., the frequency synthesizer is required to have a wide operation frequency range when it is designed. A plurality of wideband frequency synthesizers are successively developed and discussed in recent years. The conventional wideband frequency synthesizer applies a plurality sets of phase-locked loop (PLL) circuits and a plurality sets of frequency dividers in collaboration with a multiplexer, such that the output frequency can fall in different application frequency bands. Moreover, a combination of a plurality of different frequency synthesizers can also result in the fact that the output frequency falls in different application frequency bands, so as to satisfy the demand of the wideband application.
- However, in the conventional technique, not only a complicated hardware circuit design is required, a higher circuit cost and power consumption are also required. Regarding the frequency synthesizer having a plurality of frequency dividers, a balance has to be reached between a frequency resolution and the number of devices, and the operation frequency is hard to reach a continuous wideband range. On the other hand, if operation frequencies of two sets of PLL circuits are close to each other, a frequency pulling phenomenon is occurred, which decreases the quality of the output signal. Regarding an integrated circuit design of the frequency synthesizer in the current communication system, not only a high efficiency is required, a low cost is also required, so that it is an important issue to design a better wideband frequency synthesizer satisfying application requirements.
- Accordingly, the invention is directed to a wideband frequency synthesizer and a frequency synthesizing method thereof, by which an output frequency range of the wideband frequency synthesizer is broadened through a low complexity circuit design.
- The invention provides a wideband frequency synthesizer including a phase-locked loop unit, a first voltage-controlled oscillating unit and a first frequency mixer unit. The phase-locked loop unit receives a reference signal and a feedback signal and generates a first oscillating signal according to the reference signal and the feedback signal. The first voltage-controlled oscillating unit generates a second oscillating signal. The first frequency mixer unit is coupled to the phase-locked loop unit and the first voltage-controlled oscillating unit, and receives the first oscillating signal and the second oscillating signal, and mixes frequencies of the first oscillating signal and the second oscillating signal to generate an output signal, and takes the output signal as the feedback signal for outputting to the phase-locked loop unit.
- In an embodiment of the invention, the phase-locked loop unit includes a frequency divider, a phase frequency detector, a charge pump, a loop filter and a first voltage-controlled oscillator. The frequency divider is coupled to the first frequency mixer unit for receiving the feedback signal, and divides a frequency of the feedback signal to generate a frequency-divided feedback signal. The phase frequency detector is coupled to the frequency divider, and receives the reference signal and the frequency-divided feedback signal, and generates a phase difference signal according to the reference signal and the frequency-divided feedback signal. The charge pump is coupled to the phase frequency detector for receiving the phase difference signal, and generates a charging signal according to the phase difference signal. The loop filter is coupled to the charge pump for receiving the charging signal, and generates a control signal according to the charging signal. The first voltage-controlled oscillator is coupled to the loop filter for receiving the control signal, and generates the first oscillating signal according to the control signal.
- In an embodiment of the invention, the frequency divider is an integer frequency divider or a fractional frequency divider.
- In an embodiment of the invention, the first voltage-controlled unit includes a second voltage-controlled oscillator and a frequency selection unit. The second voltage controlled-oscillator generates the second oscillating signal. The frequency selection unit receives the second oscillating signal, and directly outputs the second oscillating signal or divides a frequency of the second oscillating signal to generate the frequency divided second oscillating signal.
- In an embodiment of the invention, the first frequency mixer unit includes a frequency mixer, a frequency mixing filter and a selection unit. The frequency mixer is coupled to the phase-locked loop unit and the first voltage-controlled oscillating unit for receiving the first oscillating signal and the second oscillating signal, and mixes a frequency of the first oscillating signal by using the second oscillating signal to generate a frequency mixing signal. The frequency mixing filter is coupled to the frequency mixer for receiving the frequency mixing signal, and performs a low-pass filtering or a high-pass filtering on the frequency mixing signal to generate the filtered frequency mixing signal. The selection unit is coupled to the phase-locked loop unit and the frequency mixing filter, and selects to output the first oscillating signal or the frequency mixing signal to generate the output signal.
- In an embodiment of the invention, the wideband frequency synthesizer further includes a pre-frequency dividing unit. The pre-frequency dividing unit is coupled between the frequency mixer unit and the phase-locked loop unit, and divides a frequency of the feedback signal to generate the frequency-divided feedback signal when the frequency of the feedback signal is higher than a predetermined value.
- In an embodiment of the invention, the wideband frequency synthesizer further includes a second voltage-controlled oscillating unit and a second frequency mixer unit. The second voltage-controlled oscillating unit generates a third oscillating signal. The second frequency mixer unit is coupled between the first frequency mixer unit and the phase-locked loop unit, and is coupled to the second oscillating unit, and mixes a frequency of the first oscillating signal by using the third oscillating signal to generate the first oscillating signal mixed with the third oscillating signal.
- The invention provides a frequency synthesizing method of a frequency synthesizer, which includes following steps. A phase-locked loop unit is provided, and the phase-locked loop unit generates a first oscillating signal according to a reference signal and a feedback signal. A voltage-controlled oscillating unit is provided, and the voltage-controlled oscillating unit generates a second oscillating signal. A frequency mixer unit is provided, and the frequency mixer unit mixes frequencies of the first oscillating signal and the second oscillating signal to generate an output signal, and take the output signal as the feedback signal for outputting.
- According to the above descriptions, the frequency synthesizer applies the frequency mixer unit in collaboration with the phase-locked loop unit and the voltage-controlled oscillating unit, where the frequency mixer unit mixes frequencies of two oscillating signals output by the phase-locked loop unit and the voltage-controlled oscillating unit. Moreover, the frequency synthesizer of the invention further takes the output signal generated by the frequency mixer unit as the feedback signal, and feeds back the feedback signal to the phase-locked loop unit, such that the phase-locked loop unit is locked to a wider frequency range to accordingly generate the stable oscillating signal. In this way, the invention increases an applicable bandwidth of the wideband frequency synthesizer, and avoids a complicated hardware circuit design, so as to achieve an effect of low power consumption and low fabrication cost.
- In order to make the aforementioned and other features and advantages of the invention comprehensible, several exemplary embodiments accompanied with figures are described in detail below.
- The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.
-
FIG. 1 is a schematic diagram of a wideband frequency synthesizer according to an embodiment of the invention. -
FIG. 2 is a schematic diagram of a wideband frequency synthesizer according to another embodiment of the invention. -
FIG. 3 is a schematic diagram of a wideband frequency synthesizer according to still another embodiment of the invention. - The invention provides a wideband frequency synthesizer based on a phase-locked loop (PLL), and by combining another voltage-controlled oscillator with free oscillation and a frequency mixer, an operation bandwidth of the frequency synthesizer is increased. In the invention, a sum frequency signal or a difference frequency signal generated by the frequency mixer is output to the PLL unit to lock an output of the voltage-controlled oscillator in the PLL unit. In this way, the frequency synthesizer of the invention may have a continuous and wideband operation frequency range, so as to implement the wideband frequency synthesizer with a simple circuit structure. In order to clearly convey the concept of the present invention, embodiments are provided below for describing the present invention in detail.
-
FIG. 1 is a schematic diagram of a frequency synthesizer according to an embodiment of the invention. Thefrequency synthesizer 100 includes a phase-locked loop (PLL)unit 110, a voltage-controlledoscillating unit 120 and afrequency mixer unit 130. Thefrequency mixer unit 130 is coupled to thePLL unit 110 and the voltage-controlledoscillating unit 120. ThePLL unit 110 receives a reference signal Sref and a feedback signal Sfb, and thePLL unit 110 generates a first oscillating signal Sosc1 according to the reference signal Sref and the feedback signal Sfb. Further, thePLL unit 110 is a negative feedback system, and in the present embodiment, thePLL unit 110 maintains a fixed phase relationship between a phase of the first oscillating signal Sosc1 and a phase of the reference signal Sref by using the feedback signal Sfb, and a frequency of the first oscillating signal Sosc1 also has a corresponding relationship due to a design of internal devices of thePLL unit 110. - Moreover, the voltage-controlled
oscillating unit 120 generates a second oscillating signal Sosc2. In brief, the voltage-controlledoscillating unit 120 of the present embodiment includes a voltage-controlled oscillator for generating the second oscillating signal Sosc2. Therefore, thefrequency mixer unit 130 receives the first oscillating signal Sosc1 and the second oscillating signal Sosc2, and mixes frequencies of the first oscillating signal Sosc1 and the second oscillating signal Sosc2 to generate an output signal Sout, and takes the output signal Sout as the feedback signal Sfb for outputting to thePLL unit 110. In detail, thefrequency miser unit 130 respectively receives the first oscillating signal Sosc1 output by thePLL unit 110 and the second oscillating signal Sosc2 output by the voltage-controlledoscillating unit 120, and mixes the frequencies of the first oscillating signal Sosc1 and the second oscillating signal Sosc2. The frequency mixing operation may include generating a difference frequency signal by subtracting the frequencies of the first oscillating signal Sosc1 and the second oscillating signal Sosc2 and generating a sum frequency signal by adding the frequencies of the first oscillating signal Sosc1 and the second oscillating signal Sosc2 - It should be noticed that the output signal Sout of the
frequency synthesizer 100 can be the sum frequency signal or the difference frequency signal of thefrequency mixer unit 130, or the first oscillating signal Sosc1 can be directly output to serve as the output signal Sout, which is not limited by the invention. For example, if the output signal Sout is the difference frequency signal generated by thefrequency mixer unit 130, and it is assumed that the frequency of the first oscillating signal Sosc1 is f1 and the frequency of the second oscillating signal Sosc2 is f2, the frequency of the output signal Sout is |f2−f1|. If the output signal Sout is the sum frequency signal generated by thefrequency mixer unit 130, the frequency of the output signal Sout is f2+f1. - It should be noticed that the feedback signal Sfb generated by the
frequency mixer unit 130 is fed back to thePLL unit 110, and the voltage-controlled oscillator in thePLL unit 110 reaches a self-stable state. Namely, thefrequency mixer unit 130 can generate the stable sum frequency signal and difference frequency signal according to the first oscillating signal Sosc1 and the second oscillating signal Sosc2. Therefore, even if the voltage-controlledoscillating unit 120 is in a free oscillation state, the frequency of the output signal Sout is still maintained stable. In this way, the frequency synthesizer of the invention can stably control dual oscillators through the single PLL, by which not only the circuit structure of the frequency synthesizer is simple, the applicable frequency range of the frequency synthesizer is also broadened. Moreover, if the feedback signal Sfb is the difference frequency signal, since a frequency of the difference frequency signal is lower, a locking time of the PLL unit can be shortened. Namely, the frequency operation range of the frequency synthesizer can be effectively increased by only using an additional oscillator and a mixer. -
FIG. 2 is a schematic diagram of a frequency synthesizer according to another embodiment of the invention. Referring toFIG. 2 , thefrequency synthesizer 200 includes aPLL unit 210, a voltage-controlledoscillating unit 220 and afrequency mixer unit 230, and coupling relations and functions thereof are the same or similar to that of thePLL unit 110, the voltage-controlledoscillating unit 120 and thefrequency mixer unit 130, which are not repeated. A difference between the present embodiment and the aforementioned embodiment is that thefrequency synthesizer 200 of the present embodiment further includes apre-frequency dividing unit 240. Thepre-frequency dividing unit 240 is coupled between thefrequency mixer unit 230 and thePLL unit 210, and when a frequency of a feedback signal Sfb_1 is higher than a predetermined value, thepre-frequency dividing unit 240 divides the frequency of the feedback signal Sfb_1 to generate a frequency-divided feedback signal Sfb_2. In the present embodiment, thePLL unit 210, the voltage-controlledoscillating unit 220, thefrequency mixer unit 230 and thepre-frequency dividing unit 240 are described in detail below. - The
PLL unit 210 includes aphase frequency detector 211, acharge pump 212, aloop filter 213, a first voltage-controlledoscillator 214 and afrequency divider 215. Thephase frequency detector 211 receives the reference signal Sref and a frequency-divided feedback signal Sfb_3, and generates a phase difference signal Sphd according to the reference signal Sref and the frequency-divided feedback signal Sfb_3. In brief, when thephase frequency detector 211 receives the reference signal Sref and the frequency-divided feedback signal Sfb_3, thephase frequency detector 211 compares frequency phases of the reference signal Sref and the frequency-divided feedback signal Sfb_3, and generates the phase difference signal Sphd according to a phase difference between the reference signal Sref and the frequency-divided feedback signal Sfb_3. - The
charge pump 212 is coupled to thephase frequency detector 211 for receiving the phase difference signal Sphd, and generates a charging signal Scp according to the phase difference signal Sphd. When thecharge pump 212 receives the phase difference signal Sphd, thecharge pump 212 generates the corresponding charging signal Scp. For example, thecharge pump 212 generates a corresponding charging pump current according to the phase difference signal Sphd, or generates a corresponding charging voltage while taking the phase difference signal Sphd as charging/discharging reference, which is not limited by the invention. Moreover, theloop filter 213 is coupled to thecharge pump 212 for receiving the charging signal Scp, and generates a control signal Svc according to the charging signal Scp. Generally, theloop filter 213 is a low-pass filter, which is used for filtering noises in the charging signal Scp to generate a better control signal Svc. - The first voltage-controlled
oscillator 214 is coupled to theloop filter 213 for receiving the control signal Svc, and generates the first oscillating signal Sosc1 according to the control signal Svc. Namely, an oscillation frequency of the first oscillating signal Sosc1 is changed as the control signal Svc changes. Thefrequency divider 215 is coupled to thepre-frequency dividing unit 240 for receiving the feedback signal Sfb_2 generated by thepre-frequency dividing unit 240, and divides a frequency of the feedback signal Sfb_2 to generate the frequency-divided feedback signal Sfb_3. In the present embodiment, thefrequency divider 215 can be a multi-modulus integer frequency divider, and a provided divisor is a positive integer. For example, in an actual application of the invention, the divisor of thefrequency divider 215 is 16, and when the feedback signal Sfb_2 is 2.4 GHz, the frequency-divided feedback signal Sfb_3 is 150 MHz. However, setting of the divisor is determined according to an actual application, and the divisor of thefrequency divider 215 can also be set to 1, i.e. the feedback signal Sfb_2 is directly taken as the feedback signal Sfb_3 for outputting to thePLL detector 211 without performing the frequency dividing operation, though the invention is not limited thereto. It should be noticed that in another embodiment of the invention, thePLL unit 110 of the invention can also be a fractional PLL. In other words, thefrequency divider 215 is not limited to the integer frequency divider, and the fractional PLL may further improve a frequency resolution. - Therefore, the
PLL unit 210 of the present embodiment receives the feedback signal Sfb_2 output by thepre-frequency dividing unit 240, and divides the frequency of the feedback signal Sfb_2 to generate the frequency-divided feedback signal Sfb_3. Then, an output frequency of the voltage-controlledoscillator 214 is controlled by comparing a phase difference between the frequency-divided feedback signal Sfb_3 and the reference signal Sref. It should be noticed that thefrequency divider 215 is generally a multi-modulus frequency divider. Therefore, in the present embodiment, thepre-frequency dividing unit 240 can be disposed in front of thefrequency divider 215 for resolving a problem of low operation frequency of themulti-modulus frequency divider 215. - In detail, in the present embodiment, the
pre-frequency dividing unit 240 includes aswitching unit 241, a pre-divider 242 and aswitching unit 243. If the frequency of the feedback signal Sfb_1 output by thefrequency mixer unit 230 is greater than a predetermined value, and exceeds a frequency range that can be handled by thefrequency divider 215, theswitching unit 241 can output the signal to the pre-divider 242. In this way, the pre-divider 242 first performs low-modulus frequency dividing on the feedback signal Sfb_1 to generate the feedback signal Sfb_2 with a lower frequency, and theswitching unit 243 outputs the feedback signal Sfb_2 to thePLL unit 210. If the frequency of the feedback signal Sfb_1 output by thefrequency mixer unit 230 is not greater than the predetermined value, theswitching unit 241 and theswitching unit 243 directly take the feedback signal Sfb_1 as the feedback signal Sfb_2 for outputting. - According to the above descriptions, it is known that if the feedback signal Sfb_1 is the difference frequency signal generated by the
frequency mixer unit 230, since the difference frequency signal is to a low frequency signal, thepre-frequency dividing unit 240 can directly output the difference frequency signal output by thefrequency mixer unit 230, and the divisor of thefrequency divider 215 is correspondingly smaller, so that the design of thefrequency divider 215 is not complicated and is easy to be implemented. Besides, the frequency divider with a low divisor can speed the locking time of thePLL unit 210. - The voltage-controlled
oscillating unit 220 includes a second voltage-controlledoscillator 221 and afrequency selection unit 222. The second voltage-controlledoscillator 221 is used for generating the second oscillating signal Sosc2_1. The frequency selection unit is coupled to the second voltage-controlledoscillator 221 for receiving the second oscillating signal Sosc2_1, and directly outputs the second oscillating signal Sosc2_1 or divides the frequency of the second oscillating signal Sosc2_1 to output the second oscillating signal Sosc2_2. Setting of thefrequency selection unit 222 is determined according to an actual application requirement, which is not limited by the invention. - The
frequency mixer unit 230 includes afrequency mixer 231, afrequency mixing filter 232 and aselection unit 234. Thefrequency mixer 231 is coupled to thePLL unit 210 and the voltage-controlledoscillating unit 221 for receiving the first oscillating signal Sosc1 and the second oscillating signal Sosc2_2, and mixes the frequency of the first oscillating signal Sosc1 by using the second oscillating signal Sosc2_2 to generate a frequency mixing signal Smix_1. In brief, thefrequency mixer 231 mixes two signals with different frequencies, and outputs a sum frequency signal or a difference frequency signal to achieve a frequency up/down-conversion effect. For example, thefrequency mixer 231 can be implemented by a double-balanced passive switching mixer circuit, though the invention is not limited thereto. According to the above embodiment, it is known that the voltage-controlled oscillator in thePLL unit 210 in the wideband frequency synthesizer of the invention can be locked by the feedback signal. In this way, the sum frequency signal and the difference frequency signal generated by thefrequency mixer 231 are all stable signals, and both have a good phase noise performance. - Moreover, the
frequency mixing filter 232 is coupled to thefrequency mixer 231 for receiving the frequency mixing signal Smix_1, and performs a low-pass filtering or a high-pass filtering on the frequency mixing signal Smix_1 to generate the filtered frequency mixing signal Smix_2. In brief, through selection and design of thefrequency mixing filter 232, the high-frequency sum frequency signal or the low-frequency difference frequency signal of the frequency mixing signal Smix_1 is obtained. Namely, thefrequency mixing filter 232 can be a low-pass filter for filtering the high-frequency components of the frequency mixing signal Smix_1 to generate a pure frequency mixing signal Smix_2 serving as the difference frequency signal. Conversely, if thefrequency mixing filter 232 is a high-pass filter, thefrequency mixing filter 232 can be used to filter the low-pass components and noises in the frequency mixing signal Smix_1 to generate the pure frequency mixing signal Smix_2 serving as the sum frequency signal. Thefrequency mixing filter 232 can be set and configured according to an actual application requirement, which is not limited by the invention. - The
selection unit 234 is coupled to thePLL unit 210 and thefrequency mixing filter 232, and selects to output the first oscillating signal Sosc1 or the frequency mixing signal Smix_2 to generate the output signal Sout. Further, through selection of theselection unit 234, the first oscillating signal Sosc1 or the frequency mixing signal Smix_2 can be selected to serve as the output signal Sout of the wideband frequency synthesizer. According to the above descriptions, through control and setting of thefrequency mixing filter 232 and theselection unit 234, the oscillating signal output by the voltage-controlledoscillator 214 can be directly output, or the sum frequency signal or the difference frequency signal of two oscillating signals can be output. Namely, thefrequency synthesizer 200 of the present embodiment can simultaneously obtain the difference frequency signal and the sum frequency signal of dual voltage-controlled oscillator through the frequency mixing technique, and in collaboration with the negative feedback mechanism of the PLL, a single control loop is formed and the PLL unit can lock the output of the voltage-controlled oscillator by using the difference frequency signal or the sum frequency signal, such that the frequency operation range of the wideband frequency synthesizer can be greatly broadened. - A frequency synthesizing method of the frequency synthesizer is deduced as follows. First, a PLL unit is provided, and the PLL unit generates a first oscillating signal according to a reference signal and a feedback signal (step S301). Then, a voltage-controlled oscillating unit is provided, and the voltage-controlled oscillating unit generates a second oscillating signal (step S302). Then, a frequency mixer unit is provided, and the frequency mixer unit mixes frequencies of the first oscillating signal and the second oscillating signal to generate an output signal, and take the output signal as the feedback signal for outputting (step S303). In this way, according to the frequency synthesizing method of the invention, it is only required to additionally configure a voltage-controlled oscillator and a frequency mixer on the PLL structure to greatly increase the frequency operation range of the frequency synthesizer.
-
FIG. 3 is a schematic diagram of a frequency synthesizer according to another embodiment of the invention. Referring toFIG. 3 , thewideband frequency synthesizer 300 includes aPLL unit 310, a voltage-controlledoscillating unit 320 and afrequency mixer unit 330, where functions thereof are the same or similar to thePLL unit 110, the voltage-controlledoscillating unit 120 and thefrequency mixer unit 130 of the aforementioned embodiment, which are not repeated. A difference between the present embodiment and the aforementioned embodiment is that thefrequency synthesizer 300 of the present embodiment further includes a voltage-controlledoscillating unit 340 and afrequency mixer unit 350. The voltage-controlledoscillating unit 340 is used for generating a third oscillating signal Sosc3. Thefrequency mixer unit 350 is coupled between thefrequency mixer unit 330 and thePLL unit 310, and is coupled to the voltage-controlledoscillating unit 340, and is used for mixing the frequency of the first oscillating signal Sosc1_1 by using the third oscillating signal Sosc3 to generate the first oscillating signal Sosc1_2 mixed with the third oscillating signal Sosc3. In brief, different to the aforementioned embodiment, the frequency of the first oscillating signal output by thePLL unit 310 is further mixed by theother frequency mixer 350. In this way, two frequency units and two voltage-controlled oscillating units can be configured according to an actual application requirement, such that a frequency band of the output signal is broadened, and the output signal can also reach a stable state through locking of a single PLL, and the frequency operation range of thewideband frequency synthesizer 300 is broadened. - In summary, the frequency synthesizer mixes frequencies of the oscillating signals generated by two voltage-controlled oscillators to generate the difference frequency signal and the sum frequency signal of the dual oscillating signal. Then, the difference frequency signal or the sum frequency signal is used to lock the voltage-controlled oscillator in the PLL, such that the difference frequency signal and the sum frequency signal all have a good phase noise performance to stablize the output signal of the frequency mixer and broaden the applicable bandwidth of the frequency synthesizer. Moreover, due to the use of the difference frequency signal generated by the frequency mixer unit, the operation frequency of the frequency divider is decreased through the low-frequency loop control and the low-frequency feedback, such that the frequency divider is easy to overcome obstacles of the high-frequency circuit design. Therefore, the circuit structure complexity of the frequency synthesizer is decreased to achieve effects of low-power consumption, low cost and fast locking time.
- It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.
Claims (8)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW102116118A TWI528725B (en) | 2013-05-06 | 2013-05-06 | Wideband frequency synthesizer and frequency synthesizing method thereof |
TW102116118A | 2013-05-06 | ||
TW102116118 | 2013-05-06 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20140327478A1 true US20140327478A1 (en) | 2014-11-06 |
US8890590B1 US8890590B1 (en) | 2014-11-18 |
Family
ID=51841142
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/961,896 Expired - Fee Related US8890590B1 (en) | 2013-05-06 | 2013-08-08 | Wideband frequency synthesizer and frequency synthesizing method thereof |
Country Status (2)
Country | Link |
---|---|
US (1) | US8890590B1 (en) |
TW (1) | TWI528725B (en) |
Cited By (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9336896B1 (en) | 2015-03-23 | 2016-05-10 | Integrated Device Technology, Inc. | System and method for voltage regulation of one-time-programmable (OTP) memory programming voltage |
US9356769B2 (en) | 2014-09-24 | 2016-05-31 | Qualcomm Incorporated | Synchronous reset and phase detecting for interchain local oscillator (LO) divider phase alignment |
US9362928B1 (en) * | 2015-07-08 | 2016-06-07 | Integrated Device Technology, Inc. | Low-spurious fractional N-frequency divider and method of use |
US9369139B1 (en) | 2015-02-14 | 2016-06-14 | Integrated Device Technology, Inc. | Fractional reference-injection PLL |
US9385860B2 (en) * | 2014-05-23 | 2016-07-05 | Ricoh Company, Ltd. | Fractional PLL circuit |
US9455045B1 (en) | 2015-04-20 | 2016-09-27 | Integrated Device Technology, Inc. | Controlling operation of a timing device using an OTP NVM to store timing device configurations in a RAM |
US9495285B2 (en) | 2014-09-16 | 2016-11-15 | Integrated Device Technology, Inc. | Initiating operation of a timing device using a read only memory (ROM) or a one time programmable non volatile memory (OTP NVM) |
US9553570B1 (en) | 2014-12-10 | 2017-01-24 | Integrated Device Technology, Inc. | Crystal-less jitter attenuator |
US9581973B1 (en) | 2016-03-29 | 2017-02-28 | Integrated Device Technology, Inc. | Dual mode clock using a common resonator and associated method of use |
US9590637B1 (en) | 2015-08-28 | 2017-03-07 | Integrated Device Technology, Inc. | High-speed programmable frequency divider with 50% output duty cycle |
US9614508B1 (en) | 2015-12-03 | 2017-04-04 | Integrated Device Technology, Inc. | System and method for deskewing output clock signals |
US9654121B1 (en) | 2016-06-01 | 2017-05-16 | Integrated Device Technology, Inc. | Calibration method and apparatus for phase locked loop circuit |
US9692394B1 (en) | 2016-03-25 | 2017-06-27 | Integrated Device Technology, Inc. | Programmable low power high-speed current steering logic (LPHCSL) driver and method of use |
US9698787B1 (en) | 2016-03-28 | 2017-07-04 | Integrated Device Technology, Inc. | Integrated low voltage differential signaling (LVDS) and high-speed current steering logic (HCSL) circuit and method of use |
US9847869B1 (en) | 2015-10-23 | 2017-12-19 | Integrated Device Technology, Inc. | Frequency synthesizer with microcode control |
US9852039B1 (en) | 2016-02-03 | 2017-12-26 | Integrated Device Technology, Inc | Phase locked loop (PLL) timing device evaluation system and method for evaluating PLL timing devices |
US9859901B1 (en) | 2016-03-08 | 2018-01-02 | Integrated Device Technology, Inc. | Buffer with programmable input/output phase relationship |
US9954541B1 (en) | 2016-03-29 | 2018-04-24 | Integrated Device Technology, Inc. | Bulk acoustic wave resonator based fractional frequency synthesizer and method of use |
US9954516B1 (en) | 2015-08-19 | 2018-04-24 | Integrated Device Technology, Inc. | Timing device having multi-purpose pin with proactive function |
US10075284B1 (en) | 2016-01-21 | 2018-09-11 | Integrated Device Technology, Inc. | Pulse width modulation (PWM) to align clocks across multiple separated cards within a communication system |
CN108988857A (en) * | 2018-10-19 | 2018-12-11 | 贵州航天计量测试技术研究所 | A kind of broadband low phase noise frequency synthesizer and method based on optical-electronic oscillator |
CN110289858A (en) * | 2019-06-27 | 2019-09-27 | 四川众为创通科技有限公司 | A kind of thin stepping frequency agility collaboration system in broadband |
US20200052708A1 (en) * | 2018-08-07 | 2020-02-13 | Apple Inc. | Non-Integer Frequency Divider |
US10784871B1 (en) * | 2018-12-31 | 2020-09-22 | Marvell Asia Pte, Ltd. | Clocking architecture for DVFS with low-frequency DLL locking |
US11402413B1 (en) | 2018-12-12 | 2022-08-02 | Marvell Asia Pte, Ltd. | Droop detection and mitigation |
US11545987B1 (en) | 2018-12-12 | 2023-01-03 | Marvell Asia Pte, Ltd. | Traversing a variable delay line in a deterministic number of clock cycles |
US11545981B1 (en) | 2018-12-31 | 2023-01-03 | Marvell Asia Pte, Ltd. | DLL-based clocking architecture with programmable delay at phase detector inputs |
US11927612B1 (en) | 2022-04-07 | 2024-03-12 | Marvell Asia Pte Ltd | Digital droop detector |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI660591B (en) | 2018-05-24 | 2019-05-21 | 立積電子股份有限公司 | Phase information extraction circuit and phase information extraction method for object movement |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5343168A (en) | 1993-07-09 | 1994-08-30 | Northrop Grumman Corporation | Harmonic frequency synthesizer with adjustable frequency offset |
FR2752756B1 (en) | 1996-08-30 | 1998-10-09 | Gec Alsthom Acb | EQUIPMENT FOR FORMING METAL PROFILES |
US7928807B2 (en) | 2005-09-16 | 2011-04-19 | Qualcomm Incorporated | Frequency synthesizer architecture for multi-band ultra-wideband system |
KR100727898B1 (en) | 2006-01-06 | 2007-06-14 | 삼성전자주식회사 | Frequency synthesizing apparatus and method having injection-locked quadrature vco in rf transceiver |
TWI326972B (en) | 2006-05-11 | 2010-07-01 | Via Tech Inc | Communication system and related method |
US20080007365A1 (en) | 2006-06-15 | 2008-01-10 | Jeff Venuti | Continuous gain compensation and fast band selection in a multi-standard, multi-frequency synthesizer |
EP1914893A1 (en) | 2006-10-16 | 2008-04-23 | The Swatch Group Research and Development Ltd. | Wide band frequency synthesiser with attenuation of low frequency spurs |
US7792497B2 (en) | 2007-03-22 | 2010-09-07 | Mediatek Inc. | Method and apparatus for frequency synthesizing |
US7616063B1 (en) | 2007-03-29 | 2009-11-10 | Scientific Components Corporation | Frequency synthesizer using a phase-locked loop and single side band mixer |
KR100910531B1 (en) | 2007-09-11 | 2009-07-31 | 삼성전기주식회사 | Frequency synthesizer with multi-band voltage controlled oscillator |
TWI352508B (en) | 2007-11-30 | 2011-11-11 | Univ Nat Taiwan | Transistor-based voltage-controlled oscillator and |
TW201012074A (en) | 2008-09-15 | 2010-03-16 | Sunplus Technology Co Ltd | Frequency synthesis system with self-calibrated loop stability and bandwidth |
TWI384761B (en) | 2009-02-20 | 2013-02-01 | Sunplus Technology Co Ltd | Low jitter, wide operating frequency band and frequency synthesis system suitable for low voltage operation |
US8179167B2 (en) | 2009-03-10 | 2012-05-15 | Wilinx Corporation | Wide bandwidth fast hopping frequency synthesizer circuits and methods |
JP5174055B2 (en) | 2010-02-02 | 2013-04-03 | 株式会社半導体理工学研究センター | Broadband oscillator circuit |
JP2011244279A (en) * | 2010-05-19 | 2011-12-01 | Advantest Corp | Pll frequency synthesizer |
US8704603B2 (en) | 2011-04-13 | 2014-04-22 | Qualcomm Incorporated | Low power wideband LO using tuned injection locked oscillator |
-
2013
- 2013-05-06 TW TW102116118A patent/TWI528725B/en not_active IP Right Cessation
- 2013-08-08 US US13/961,896 patent/US8890590B1/en not_active Expired - Fee Related
Cited By (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9385860B2 (en) * | 2014-05-23 | 2016-07-05 | Ricoh Company, Ltd. | Fractional PLL circuit |
US9495285B2 (en) | 2014-09-16 | 2016-11-15 | Integrated Device Technology, Inc. | Initiating operation of a timing device using a read only memory (ROM) or a one time programmable non volatile memory (OTP NVM) |
US9356769B2 (en) | 2014-09-24 | 2016-05-31 | Qualcomm Incorporated | Synchronous reset and phase detecting for interchain local oscillator (LO) divider phase alignment |
US9553570B1 (en) | 2014-12-10 | 2017-01-24 | Integrated Device Technology, Inc. | Crystal-less jitter attenuator |
US9369139B1 (en) | 2015-02-14 | 2016-06-14 | Integrated Device Technology, Inc. | Fractional reference-injection PLL |
US9336896B1 (en) | 2015-03-23 | 2016-05-10 | Integrated Device Technology, Inc. | System and method for voltage regulation of one-time-programmable (OTP) memory programming voltage |
US9455045B1 (en) | 2015-04-20 | 2016-09-27 | Integrated Device Technology, Inc. | Controlling operation of a timing device using an OTP NVM to store timing device configurations in a RAM |
US9362928B1 (en) * | 2015-07-08 | 2016-06-07 | Integrated Device Technology, Inc. | Low-spurious fractional N-frequency divider and method of use |
US9954516B1 (en) | 2015-08-19 | 2018-04-24 | Integrated Device Technology, Inc. | Timing device having multi-purpose pin with proactive function |
US9590637B1 (en) | 2015-08-28 | 2017-03-07 | Integrated Device Technology, Inc. | High-speed programmable frequency divider with 50% output duty cycle |
US9847869B1 (en) | 2015-10-23 | 2017-12-19 | Integrated Device Technology, Inc. | Frequency synthesizer with microcode control |
US9614508B1 (en) | 2015-12-03 | 2017-04-04 | Integrated Device Technology, Inc. | System and method for deskewing output clock signals |
US10075284B1 (en) | 2016-01-21 | 2018-09-11 | Integrated Device Technology, Inc. | Pulse width modulation (PWM) to align clocks across multiple separated cards within a communication system |
US9852039B1 (en) | 2016-02-03 | 2017-12-26 | Integrated Device Technology, Inc | Phase locked loop (PLL) timing device evaluation system and method for evaluating PLL timing devices |
US9859901B1 (en) | 2016-03-08 | 2018-01-02 | Integrated Device Technology, Inc. | Buffer with programmable input/output phase relationship |
US9692394B1 (en) | 2016-03-25 | 2017-06-27 | Integrated Device Technology, Inc. | Programmable low power high-speed current steering logic (LPHCSL) driver and method of use |
US9698787B1 (en) | 2016-03-28 | 2017-07-04 | Integrated Device Technology, Inc. | Integrated low voltage differential signaling (LVDS) and high-speed current steering logic (HCSL) circuit and method of use |
US9954541B1 (en) | 2016-03-29 | 2018-04-24 | Integrated Device Technology, Inc. | Bulk acoustic wave resonator based fractional frequency synthesizer and method of use |
US9581973B1 (en) | 2016-03-29 | 2017-02-28 | Integrated Device Technology, Inc. | Dual mode clock using a common resonator and associated method of use |
US9654121B1 (en) | 2016-06-01 | 2017-05-16 | Integrated Device Technology, Inc. | Calibration method and apparatus for phase locked loop circuit |
US20200052708A1 (en) * | 2018-08-07 | 2020-02-13 | Apple Inc. | Non-Integer Frequency Divider |
US10804912B2 (en) * | 2018-08-07 | 2020-10-13 | Apple Inc. | Non-integer frequency divider |
CN108988857A (en) * | 2018-10-19 | 2018-12-11 | 贵州航天计量测试技术研究所 | A kind of broadband low phase noise frequency synthesizer and method based on optical-electronic oscillator |
US11402413B1 (en) | 2018-12-12 | 2022-08-02 | Marvell Asia Pte, Ltd. | Droop detection and mitigation |
US11545987B1 (en) | 2018-12-12 | 2023-01-03 | Marvell Asia Pte, Ltd. | Traversing a variable delay line in a deterministic number of clock cycles |
US10784871B1 (en) * | 2018-12-31 | 2020-09-22 | Marvell Asia Pte, Ltd. | Clocking architecture for DVFS with low-frequency DLL locking |
US11545981B1 (en) | 2018-12-31 | 2023-01-03 | Marvell Asia Pte, Ltd. | DLL-based clocking architecture with programmable delay at phase detector inputs |
CN110289858A (en) * | 2019-06-27 | 2019-09-27 | 四川众为创通科技有限公司 | A kind of thin stepping frequency agility collaboration system in broadband |
US11927612B1 (en) | 2022-04-07 | 2024-03-12 | Marvell Asia Pte Ltd | Digital droop detector |
Also Published As
Publication number | Publication date |
---|---|
TW201444295A (en) | 2014-11-16 |
US8890590B1 (en) | 2014-11-18 |
TWI528725B (en) | 2016-04-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8890590B1 (en) | Wideband frequency synthesizer and frequency synthesizing method thereof | |
US7602254B2 (en) | System and method for generating signals with a preselected frequency relationship in two steps | |
CN103490777B (en) | low spurious frequency synthesizer | |
US8736326B1 (en) | Frequency synthesizer and frequency synthesis method thereof | |
US7545847B2 (en) | Frequency synthesizer applied to frequency hopping system | |
Yu et al. | A Single-Chip 125-MHz to 32-GHz Signal Source in 0.18-$\mu $ m SiGe BiCMOS | |
US10312923B2 (en) | Electronic circuit, phase-locked loop, transceiver circuit, radio station and method of frequency dividing | |
EP3084966A1 (en) | Local oscillator signal generation using delay locked loops | |
US9843334B2 (en) | Frequency synthesizer | |
US8995506B2 (en) | Transceiver with sub-sampling based frequency synthesizer | |
CN111464181B (en) | Radio frequency signal source | |
CN106921390B (en) | Frequency synthesizer and frequency synthesizing method | |
US8595538B2 (en) | Single-clock-based multiple-clock frequency generator | |
TWI650948B (en) | Frequency synthesis using a phase locked loop | |
Geng et al. | The Design of a 28GHz Mixer-Embedded Frequency Shifting PLL in 65nm CMOS with Low In-Band Phase Noise | |
Lee et al. | A 15-GHz 7-channel SiGe: C PLL for 60-GHz WPAN Application | |
Levinger et al. | A low phase noise Ku-band sub-integer frequency synthesizer for E-band transceivers | |
JP2017130784A (en) | Frequency synthesizer | |
JP6753132B2 (en) | Signal source | |
KR101485224B1 (en) | Frequency synthesizer | |
EP2624445A1 (en) | Frequency generation | |
Pufeng et al. | A 1.5 V 7.656 GHz PLL with I/Q outputs for a UWB synthesizer | |
Plessas et al. | Design and implementation of a dual-loop frequency synthesizer for 5 GHz WLANs | |
Moghavvemi et al. | Design a stable 14-to-20-GHz source |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NATIONAL SUN YAT-SEN UNIVERSITY, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HORNG, TZYY-SHENG;PENG, KANG-CHUN;WANG, FU-KANG;REEL/FRAME:030974/0299 Effective date: 20130717 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2551) Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20221118 |