US20140128015A1 - Direct Digital Conversion Tuner - Google Patents
Direct Digital Conversion Tuner Download PDFInfo
- Publication number
- US20140128015A1 US20140128015A1 US14/153,799 US201414153799A US2014128015A1 US 20140128015 A1 US20140128015 A1 US 20140128015A1 US 201414153799 A US201414153799 A US 201414153799A US 2014128015 A1 US2014128015 A1 US 2014128015A1
- Authority
- US
- United States
- Prior art keywords
- adc
- signal
- tuner
- filter
- tuners
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000006243 chemical reaction Methods 0.000 title description 6
- 238000005070 sampling Methods 0.000 abstract description 16
- 238000001228 spectrum Methods 0.000 abstract description 9
- 238000011045 prefiltration Methods 0.000 description 14
- 238000007493 shaping process Methods 0.000 description 13
- 238000000034 method Methods 0.000 description 6
- 238000001914 filtration Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 238000012937 correction Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000003384 imaging method Methods 0.000 description 2
- 241000194293 Apopestes spectrum Species 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03J—TUNING RESONANT CIRCUITS; SELECTING RESONANT CIRCUITS
- H03J3/00—Continuous tuning
- H03J3/24—Continuous tuning of more than one resonant circuit simultaneously, the circuits being tuned to substantially the same frequency, e.g. for single-knob tuning
- H03J3/26—Continuous tuning of more than one resonant circuit simultaneously, the circuits being tuned to substantially the same frequency, e.g. for single-knob tuning the circuits being coupled so as to form a bandpass filter
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/0003—Software-defined radio [SDR] systems, i.e. systems wherein components typically implemented in hardware, e.g. filters or modulators/demodulators, are implented using software, e.g. by involving an AD or DA conversion stage such that at least part of the signal processing is performed in the digital domain
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03G—CONTROL OF AMPLIFICATION
- H03G3/00—Gain control in amplifiers or frequency changers
- H03G3/20—Automatic control
- H03G3/30—Automatic control in amplifiers having semiconductor devices
- H03G3/3036—Automatic control in amplifiers having semiconductor devices in high-frequency amplifiers or in frequency-changers
- H03G3/3042—Automatic control in amplifiers having semiconductor devices in high-frequency amplifiers or in frequency-changers in modulators, frequency-changers, transmitters or power amplifiers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/16—Circuits
- H04B1/26—Circuits for superheterodyne receivers
- H04B1/28—Circuits for superheterodyne receivers the receiver comprising at least one semiconductor device having three or more electrodes
Definitions
- the present disclosure relates to tuners.
- Radio frequency (RF) tuners extract information from a selected channel within a. spectrum of available channels.
- RF tuners are used in, for example, cable modems, satellite set top boxes, cable set top boxes, and the like.
- the present disclosure is directed to improved methods and systems for tuning. More particularly, the disclosure relates to direct sampling tuners.
- the disclosure can be implemented in, for example, cable modems, satellite set top boxes, cable set top boxes, and the like.
- the present disclosure reduces or eliminates mixers, SAW filters, and other analog components.
- a direct sampling tuner includes a relatively high accuracy, multi-bit analog-to-digital converter (“ADC”).
- ADC analog-to-digital converter
- the ADC operates at greater than twice the frequency of a sampled signal.
- the ADC directly samples a spectrum of selected channels at or above a Nyquist rate.
- a front end of the direct sampling tuner includes a low noise amplifier (“LNA”).
- LNA low noise amplifier
- DSP digital signal processor
- a front end of the direct sampling tuner includes a LNA and/or a dynamically configurable band pass filter.
- the filter is configured to pass a selected band of channels. Use of the filter in this latter example reduces the complexity required of the ADC.
- the ADC directly samples the channels and passes the resultant multi-bit information to a digital signal processor for channel filtering and/or other processes.
- multi-bit noise shaping is utilized to further reduce the complexity of the ADC.
- FIG. 1 is a block diagram of a direct sampling tuner, according to one embodiment of the present disclosure.
- the present disclosure is directed to improved methods and systems for tuning an RF signal. More particularly, the disclosure is directed to direct sampling tuning for, among other things, cable modems, satellite set top boxes, cable set top boxes, and the like. Direct sampling is performed at or above the Nyquist rate, or at a sub-sampling rate.
- direct sampling refers to sampling of a received signal, as opposed to systems that frequency down-convert a received signal prior to demodulation.
- the disclosure includes multiple features that can be implemented alone and/or in various combinations with one another.
- Tuners discriminate between available channels by filtering out unwanted channels. It is generally impractical to filter at higher frequencies because the necessary filter agility and narrowness is prohibitively expensive at higher frequencies. Instead, conventional tuners mix received signals with a lower frequency clock signal to generate lower frequency replicas or images of the received signals. The lower frequency signals are then filtered to obtain the desired signal or channel. The desired signal or channel is then sampled or demodulated to extract the desired channel information therein.
- Conventional tuners include heterodyne-based tuners (including super heterodyne-based tuners), which use mixers for the down-conversion process. Mixers essentially sample the modulated signal at less than the Nyquist rate. However, this can cause well known imaging problems. The imaging problems are typically overcome with SAW filters (standing acoustic wave filters). SAW filters have significant losses, so additional gain stages are required. The additional gain stages consume additional power and contribute to poor noise figures. In addition, non-ideal and non-uniform operating characteristics associated with these and other analog components in heterodyne-based tuners make component layout burdensome. For example, placement and interconnection of the SAW filters affect the overall performance of the tuner. As a result, heterodyne-based tuners tend to be expensive in terms of the number of components required, manufacturing efforts, and power consumption.
- tuners also include direct conversion and low IF (intermediate frequency) tuners, in which a mixer is utilized to convert a modulated signal directly to baseband or to a very low frequency.
- Direct conversion tuners avoid intermediate stages that are normally associated with heterodyne-based tuners, but they also utilize mixers.
- low IF tuners also suffer from images, which require significant down-stream correction circuitry.
- a problem in direct conversion tuners is harmonic mixing where harmonics of the local oscillator frequency mix undesired channels to a baseband on top of the channel of interest. This is especially a problem for broadband signals, such as cable and satellite.
- FIG. 1 is a block diagram of a tuner 100 , according to one embodiment of the present disclosure.
- Tuner 100 includes a direct sampling analog-to-digital converter (“ADC”) 106 .
- the ADC 106 samples a signal 116 at a Nyquist rate (i.e., greater than twice the frequency of the signal 116 ).
- Nyquist rate i.e., greater than twice the frequency of the signal 116
- a front end of the tuner 100 includes a low noise amplifier (“LNA”) 102 .
- the LNA 102 amplifies a received signal 112 .
- the front end of the tuner 100 also includes a pre-filter 104 .
- the pre-filter 104 is a dynamically configurable pre-filter, configured to pass a selected band of the amplified signal 112 to the ADC 106 .
- the tuner 100 further includes a noise-shaping module 108 , which improves the resolution of the output 118 of the ADC 106 .
- the tuner 100 further includes a digital signal processor (“DSP”) 110 .
- DSP digital signal processor
- an entire band received at the ADC 106 is digitized so that multiple or desired channels of the band can be demodulated using the DSP 110 .
- the tuner 100 eliminates many of the analog components of conventional tuners, such as mixers, SAW filters, and multiple power-consuming gain stages. This, in tarn, reduces manufacturing efforts and component costs.
- the reduced number of analog components improves the manufacturability of the tuner 100 because digital systems can be manufactured in quantity without the system variabilities that come with analog manufacturing.
- the reduction of analog components also provides operational power savings over conventional tuners because frequency synthesizers, mixers, SAW filters are not necessary.
- the reduced number of stages in the tuner 100 i.e., the LNA 102 is substantially the only gain in the front end) provides improved noise figures.
- the direct sampling ADC 106 is a high speed, high resolution ADC that effectively samples the entire spectrum of the signal 116 at the Nyquist rate.
- the ADC 106 is operated at greater than 1720 MHz. Also, for example, in a satellite environment, where the frequency is about 2150 MHz, the ADC 106 is operated at greater than 4300 MHz. In one example, in order to operate the ADC 106 at one or more of these speeds, the ADC 106 is implemented in an open loop system, i.e., without feedback. In one example, corrections can be implemented downstream in the DSP 110 .
- the ADC 106 is a multi-bit ADC.
- the ADC 106 can be, for example, a 10 bit ADC, that can yield ENOB (effective number of bits) of 8 bits.
- ENOB is the measured performance (in bits) of the ADC 106 with respect to input frequency f IN . As f IN increases, overall noise (particularly the distortion components) also increases, thereby reducing the ENOB and SINAD (signal-to-noise and distortion ratio).
- ENOB is related to SINAD by the following equation:
- the ADC 106 can be a 12 bit ADC.
- noise shaping can be employed to reduce the number of bits in the ADC 106 , without loss of accuracy.
- the ADC 106 can be any number of bits, and respectively, any ENOB, depending on its application and/or environment.
- the ADC 106 is implemented in one or more of a variety of ways.
- the ADC 106 is implemented as a flash ADC. Flash ADCs are well known to those skilled in the art. A Flash ADC uses a series of comparators with different threshold voltages to convert an analog signal to a digital output.
- the ADC 106 is implemented as a sample and hold circuit.
- a sample and hold can be implemented with 2 n comparators, where n represents the number of bits in the ADC 106 .
- Sample and hold circuits and comparators are well known to those skilled in the art.
- ADC 106 is a pipeline ADC or subranging quantizer.
- Pipeline ADCs are well known to those skilled in the art.
- a pipeline ADC uses two or more steps of subranging. First, a coarse conversion is done. In a second step, the difference to the input signal is determined with a digital to analog converter (DAC). This difference is then converted finer, and the results are combined in a last step.
- DAC digital to analog converter
- This type of ADC is fast, has a high resolution and only requires a small die size.
- pipeline ADCs consist of numerous consecutive stages, each containing a track/hold (T/H), a low-resolution ADC and DAC, and a summing circuit that includes an interstage amplifier to provide gain.
- the ADC 106 “sub-samples” the signal 116 .
- Sub-sampling refers to sampling of the signal 116 at less than the Nyquist rate with respect to the carrier frequency of the signal 116 , but at the Nyquist rate with respect to the information modulated thereon. For example, for channel having a carrier frequency at 860 MHz, the bandwidth of the channel is typically in the range of 6 Mhz wide. Thus, while the ADC 106 sub-samples the carrier, it over samples the modulating information.
- the ADC 106 outputs samples 118 , which are processed digitally in the DSP 110 to extract the information from a desired channel.
- the DSP 110 performs one or more of a variety of operations on the sampled information, as described below.
- the ADC 106 is optionally implemented in an interleaved fashion as described in, for example, U.S. patent application Ser. No. 10/085,071 (“the '071 Application”) (that published Jun. 27, 2002 as U.S. Patent Application Publication No. 2002-0080898 A1), now U.S. Pat. No. 7,245,638 entitled, “Methods and Systems for DSP Based Receivers,” filed on Mar. 1, 2002, and incorporated herein by reference in its entirety.
- the received signal 112 is typically a relatively weak signal.
- the LNA 102 increases the amplitude and/or power of the signal 112 so that it can be processed within the tuner 100 .
- the LNA can be designed to bring the signal 112 up to about 1 volt so that it is big enough to fill substantially all the codes in the ADC 106 .
- ADC codes are well known to those skilled in the relevant art.
- Optional pre-filter 104 is utilized to reduce the complexity of the ADC 106 .
- the ADC 106 samples the spectrum of the signal 116 .
- the spectrum of signal 116 is effectively the spectrum of a received signal 112 .
- Omission of the pre-filter 104 is typically suitable when the spectrum of interest in the received signal 112 is relatively narrow or when you want to demodulate multiple channels.
- the pre-filter 104 is optionally utilized to reduce the spectrum sampled by the ADC 106 .
- the pre-filter 104 is optionally implemented as a dynamically configurable band pass filter that passes a selectable band of interest, or sub-set of the channels, to the ADC 106 . This reduces the linearity, dynamic range, and number of bits required of the ADC 106 . In other words, pre-filter 104 reduces the required complexity of the ADC 106 .
- the pre-filter 104 can be implemented as a digitally selectable bank of filters, each filter having a different pass band.
- the pre-filter 104 In an example using the pre-filter 104 , it provides the selected band of interest, or sub-set of channels, to the ADC 106 , which directly samples the selected band of interest. The samples are then processed by the DSP 110 to decode information from one or more selected channels.
- the pre-filter 104 and the LNA 102 are integrated on a same integrated circuit chip.
- the circuit chip can also include additional elements illustrated in FIG. 1 .
- the LNA 102 includes autonomous gain control, which will keep the output 114 at a relatively fixed voltage level so that substantially all the codes in the ADC 106 are filled.
- noise shaping is performed on very low bit samplers, such as 1 or 2 bit samplers.
- DAC digital to analog converter
- noise shaping is performed to a relatively high resolution.
- the DSP 110 can be implemented in one or more of a variety of ways and with one or more of a variety of features.
- the DSP 110 can perform one or more of: channel filtering, equalization, demodulation, decimation, and/or gain control.
- the noise shaping module is incorporated within the DSP 110 .
- the LNA 102 and/or the pre-filter 104 can be implemented on a chip with the DSP 110 .
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Circuits Of Receivers In General (AREA)
- Superheterodyne Receivers (AREA)
- Analogue/Digital Conversion (AREA)
Abstract
Description
- This application is related to U.S. patent application Ser. Nos. 13/111,056, filed May 19, 2011; 12/406,518, filed Mar. 18, 2009, now U.S. Pat. No. 7,970,373; and 10/952,168, filed Sep. 29, 2004, now U.S. Pat. No. 7,522,901; and U.S. Provisional Application No. 60/537,025, filed Jan. 20, 2004, all the contents of which are incorporated by reference herein in their entireties.
- 1. Field
- The present disclosure relates to tuners.
- 2. Background Art
- Radio frequency (RF) tuners extract information from a selected channel within a. spectrum of available channels. RF tuners are used in, for example, cable modems, satellite set top boxes, cable set top boxes, and the like.
- What are needed, therefore, are improved methods and systems for tuning an RF signal.
- The present disclosure is directed to improved methods and systems for tuning. More particularly, the disclosure relates to direct sampling tuners. The disclosure can be implemented in, for example, cable modems, satellite set top boxes, cable set top boxes, and the like. The present disclosure reduces or eliminates mixers, SAW filters, and other analog components.
- In accordance with one embodiment of the present disclosure, a direct sampling tuner includes a relatively high accuracy, multi-bit analog-to-digital converter (“ADC”). In this embodiment, the ADC operates at greater than twice the frequency of a sampled signal. The ADC directly samples a spectrum of selected channels at or above a Nyquist rate.
- In one example, a front end of the direct sampling tuner includes a low noise amplifier (“LNA”). In this example, an entire band is digitized so that multiple channels can be demodulated using a digital signal processor (“DSP”).
- In another example, a front end of the direct sampling tuner includes a LNA and/or a dynamically configurable band pass filter. In the latter example, the filter is configured to pass a selected band of channels. Use of the filter in this latter example reduces the complexity required of the ADC.
- In one example, the ADC directly samples the channels and passes the resultant multi-bit information to a digital signal processor for channel filtering and/or other processes.
- In one example, multi-bit noise shaping is utilized to further reduce the complexity of the ADC.
- Additional features and advantages of the disclosure will be set forth in the description that follows. Yet further features and advantages will be apparent to a person skilled in the art based on the description set forth herein or may be learned by practice of the embodiments of this disclosure. It is to be understood that both the foregoing summary and the following detailed description are exemplary and explanatory, and are intended to provide further explanation of the disclosure as claimed.
- The present disclosure will be described with reference to the accompanying drawings, wherein like reference numbers may indicate identical or functionally similar elements. Also, the leftmost digit(s) of the reference numbers may identify the drawings in which the associated elements are first introduced.
-
FIG. 1 is a block diagram of a direct sampling tuner, according to one embodiment of the present disclosure. - The present disclosure is directed to improved methods and systems for tuning an RF signal. More particularly, the disclosure is directed to direct sampling tuning for, among other things, cable modems, satellite set top boxes, cable set top boxes, and the like. Direct sampling is performed at or above the Nyquist rate, or at a sub-sampling rate.
- Throughout this description “direct sampling” refers to sampling of a received signal, as opposed to systems that frequency down-convert a received signal prior to demodulation.
- The disclosure includes multiple features that can be implemented alone and/or in various combinations with one another.
- Tuners discriminate between available channels by filtering out unwanted channels. It is generally impractical to filter at higher frequencies because the necessary filter agility and narrowness is prohibitively expensive at higher frequencies. Instead, conventional tuners mix received signals with a lower frequency clock signal to generate lower frequency replicas or images of the received signals. The lower frequency signals are then filtered to obtain the desired signal or channel. The desired signal or channel is then sampled or demodulated to extract the desired channel information therein.
- Conventional tuners include heterodyne-based tuners (including super heterodyne-based tuners), which use mixers for the down-conversion process. Mixers essentially sample the modulated signal at less than the Nyquist rate. However, this can cause well known imaging problems. The imaging problems are typically overcome with SAW filters (standing acoustic wave filters). SAW filters have significant losses, so additional gain stages are required. The additional gain stages consume additional power and contribute to poor noise figures. In addition, non-ideal and non-uniform operating characteristics associated with these and other analog components in heterodyne-based tuners make component layout burdensome. For example, placement and interconnection of the SAW filters affect the overall performance of the tuner. As a result, heterodyne-based tuners tend to be expensive in terms of the number of components required, manufacturing efforts, and power consumption.
- Conventional tuners also include direct conversion and low IF (intermediate frequency) tuners, in which a mixer is utilized to convert a modulated signal directly to baseband or to a very low frequency. Direct conversion tuners avoid intermediate stages that are normally associated with heterodyne-based tuners, but they also utilize mixers. As a result, low IF tuners also suffer from images, which require significant down-stream correction circuitry. A problem in direct conversion tuners is harmonic mixing where harmonics of the local oscillator frequency mix undesired channels to a baseband on top of the channel of interest. This is especially a problem for broadband signals, such as cable and satellite.
-
FIG. 1 is a block diagram of atuner 100, according to one embodiment of the present disclosure.Tuner 100 includes a direct sampling analog-to-digital converter (“ADC”) 106. TheADC 106 samples asignal 116 at a Nyquist rate (i.e., greater than twice the frequency of the signal 116). As a result, image problems associated with conventional tuners are substantially eliminated. - A front end of the
tuner 100 includes a low noise amplifier (“LNA”) 102. TheLNA 102 amplifies a receivedsignal 112. - In one example, the front end of the
tuner 100 also includes a pre-filter 104. The pre-filter 104 is a dynamically configurable pre-filter, configured to pass a selected band of the amplifiedsignal 112 to theADC 106. - In one example, the
tuner 100 further includes a noise-shapingmodule 108, which improves the resolution of theoutput 118 of theADC 106. - In one example, the
tuner 100 further includes a digital signal processor (“DSP”) 110. In one example, an entire band received at theADC 106 is digitized so that multiple or desired channels of the band can be demodulated using theDSP 110. - In this embodiment, the
tuner 100 eliminates many of the analog components of conventional tuners, such as mixers, SAW filters, and multiple power-consuming gain stages. This, in tarn, reduces manufacturing efforts and component costs. The reduced number of analog components improves the manufacturability of thetuner 100 because digital systems can be manufactured in quantity without the system variabilities that come with analog manufacturing. The reduction of analog components also provides operational power savings over conventional tuners because frequency synthesizers, mixers, SAW filters are not necessary. The reduced number of stages in the tuner 100 (i.e., theLNA 102 is substantially the only gain in the front end) provides improved noise figures. - In one example, the
direct sampling ADC 106 is a high speed, high resolution ADC that effectively samples the entire spectrum of thesignal 116 at the Nyquist rate. - For example, in a cable channel environment, where the highest frequency is typically around 860 MHz, the
ADC 106 is operated at greater than 1720 MHz. Also, for example, in a satellite environment, where the frequency is about 2150 MHz, theADC 106 is operated at greater than 4300 MHz. In one example, in order to operate theADC 106 at one or more of these speeds, theADC 106 is implemented in an open loop system, i.e., without feedback. In one example, corrections can be implemented downstream in theDSP 110. - In one example, the
ADC 106 is a multi-bit ADC. In a cable channel environment theADC 106 can be, for example, a 10 bit ADC, that can yield ENOB (effective number of bits) of 8 bits. ENOB is the measured performance (in bits) of theADC 106 with respect to input frequency fIN. As fIN increases, overall noise (particularly the distortion components) also increases, thereby reducing the ENOB and SINAD (signal-to-noise and distortion ratio). ENOB is related to SINAD by the following equation: -
- In a satellite environment, the
ADC 106 can be a 12 bit ADC. As described below, noise shaping can be employed to reduce the number of bits in theADC 106, without loss of accuracy. - It is to be appreciated that the
ADC 106 can be any number of bits, and respectively, any ENOB, depending on its application and/or environment. - In various examples described below, the
ADC 106 is implemented in one or more of a variety of ways. - In one example, the
ADC 106 is implemented as a flash ADC. Flash ADCs are well known to those skilled in the art. A Flash ADC uses a series of comparators with different threshold voltages to convert an analog signal to a digital output. - In one example, the
ADC 106 is implemented as a sample and hold circuit. Such a sample and hold can be implemented with 2n comparators, where n represents the number of bits in theADC 106. Sample and hold circuits and comparators are well known to those skilled in the art. - Another example implementation for the
ADC 106 is a pipeline ADC or subranging quantizer. Pipeline ADCs are well known to those skilled in the art. A pipeline ADC uses two or more steps of subranging. First, a coarse conversion is done. In a second step, the difference to the input signal is determined with a digital to analog converter (DAC). This difference is then converted finer, and the results are combined in a last step. This type of ADC is fast, has a high resolution and only requires a small die size. As another explanation, pipeline ADCs consist of numerous consecutive stages, each containing a track/hold (T/H), a low-resolution ADC and DAC, and a summing circuit that includes an interstage amplifier to provide gain. - In one example, the
ADC 106 “sub-samples” thesignal 116. Sub-sampling refers to sampling of thesignal 116 at less than the Nyquist rate with respect to the carrier frequency of thesignal 116, but at the Nyquist rate with respect to the information modulated thereon. For example, for channel having a carrier frequency at 860 MHz, the bandwidth of the channel is typically in the range of 6 Mhz wide. Thus, while theADC 106 sub-samples the carrier, it over samples the modulating information. - The
ADC 106outputs samples 118, which are processed digitally in theDSP 110 to extract the information from a desired channel. TheDSP 110 performs one or more of a variety of operations on the sampled information, as described below. - The
ADC 106 is optionally implemented in an interleaved fashion as described in, for example, U.S. patent application Ser. No. 10/085,071 (“the '071 Application”) (that published Jun. 27, 2002 as U.S. Patent Application Publication No. 2002-0080898 A1), now U.S. Pat. No. 7,245,638 entitled, “Methods and Systems for DSP Based Receivers,” filed on Mar. 1, 2002, and incorporated herein by reference in its entirety. - The received
signal 112 is typically a relatively weak signal. TheLNA 102 increases the amplitude and/or power of thesignal 112 so that it can be processed within thetuner 100. For example, the LNA can be designed to bring thesignal 112 up to about 1 volt so that it is big enough to fill substantially all the codes in theADC 106. ADC codes are well known to those skilled in the relevant art. -
Optional pre-filter 104 is utilized to reduce the complexity of theADC 106. As described above, theADC 106 samples the spectrum of thesignal 116. When theoptional pre-filter 104 is omitted, the spectrum ofsignal 116 is effectively the spectrum of a receivedsignal 112. Omission of the pre-filter 104 is typically suitable when the spectrum of interest in the receivedsignal 112 is relatively narrow or when you want to demodulate multiple channels. When the spectrum of interest insignal 112 is relatively broad, however, the pre-filter 104 is optionally utilized to reduce the spectrum sampled by theADC 106. - For example, in a cable tuner environment, there can be up to 135 channels, or more, within the
signal 112. The pre-filter 104 is optionally implemented as a dynamically configurable band pass filter that passes a selectable band of interest, or sub-set of the channels, to theADC 106. This reduces the linearity, dynamic range, and number of bits required of theADC 106. In other words, pre-filter 104 reduces the required complexity of theADC 106. - In one example, the pre-filter 104 can be implemented as a digitally selectable bank of filters, each filter having a different pass band.
- In an example using the
pre-filter 104, it provides the selected band of interest, or sub-set of channels, to theADC 106, which directly samples the selected band of interest. The samples are then processed by theDSP 110 to decode information from one or more selected channels. - In one example, the pre-filter 104 and the
LNA 102 are integrated on a same integrated circuit chip. In other examples, the circuit chip can also include additional elements illustrated inFIG. 1 . - In one example, the
LNA 102 includes autonomous gain control, which will keep theoutput 114 at a relatively fixed voltage level so that substantially all the codes in theADC 106 are filled. - In one example,
noise shaping module 108 performs noise shaping on theoutput bits 118 of theADC 106. This allows theADC 106 to be implemented with fewer bits without loss of accuracy. For example, when X bits are desired (X=1, 2, 3, . . . ) theADC 106 is implemented as a X-Y bit ADC (Y=1, 2, 3, but is always less than X) along withnoise shaping module 108. - In one example, noise shaping is performed on very low bit samplers, such as 1 or 2 bit samplers. In order to perform noise shaping on higher bit samplers, a relatively high accuracy digital to analog converter (“DAC”) is needed in the noise-shaping
module 108. In other words, noise shaping is performed to a relatively high resolution. - The
DSP 110 can be implemented in one or more of a variety of ways and with one or more of a variety of features. For example, and without limitation, theDSP 110 can perform one or more of: channel filtering, equalization, demodulation, decimation, and/or gain control. - In the example using the noise-shaping
module 108, in one example the noise shaping module is incorporated within theDSP 110. - In one example, the
LNA 102 and/or the pre-filter 104 can be implemented on a chip with theDSP 110. - Additional features that can be implemented in the
DSP 110, alone and/or in various combinations with one another, are taught in, for example, the '071 application, which is discussed and incorporated by reference above. - The present disclosure has been described above with the aid of functional building blocks illustrating the performance of specified functions and relationships thereof. The boundaries of these functional building blocks have been arbitrarily defined herein for the convenience of the description. Alternate boundaries can be defined so long as the specified functions and relationships thereof are appropriately performed. Any such alternate boundaries are thus within the scope and spirit of the claimed disclosure. One skilled in the art will recognize that these functional building blocks can be implemented by discrete components, application specific integrated circuits, processors executing appropriate software and the like and combinations thereof.
- While various embodiments of the present disclosure have been described above, it should be understood that they have been presented by way of example only, and not limitation. Thus, the breadth and scope of the present disclosure should not be limited by any of the above-described exemplary embodiments, but should be defined only in accordance with the following claims and their equivalents.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/153,799 US20140128015A1 (en) | 2004-01-20 | 2014-01-13 | Direct Digital Conversion Tuner |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US53702504P | 2004-01-20 | 2004-01-20 | |
US10/952,168 US7522901B2 (en) | 2004-01-20 | 2004-09-29 | Direct digital conversion tuner and method for using same |
US12/406,518 US7970373B2 (en) | 2004-01-20 | 2009-03-18 | Direct digital conversion tuner and method for using same |
US13/111,056 US8670740B2 (en) | 2004-01-20 | 2011-05-19 | Direct digital conversion tuner |
US14/153,799 US20140128015A1 (en) | 2004-01-20 | 2014-01-13 | Direct Digital Conversion Tuner |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/111,056 Continuation US8670740B2 (en) | 2004-01-20 | 2011-05-19 | Direct digital conversion tuner |
Publications (1)
Publication Number | Publication Date |
---|---|
US20140128015A1 true US20140128015A1 (en) | 2014-05-08 |
Family
ID=34636694
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/952,168 Active 2026-02-18 US7522901B2 (en) | 2004-01-20 | 2004-09-29 | Direct digital conversion tuner and method for using same |
US12/406,518 Expired - Fee Related US7970373B2 (en) | 2004-01-20 | 2009-03-18 | Direct digital conversion tuner and method for using same |
US13/111,056 Active 2025-03-22 US8670740B2 (en) | 2004-01-20 | 2011-05-19 | Direct digital conversion tuner |
US14/153,799 Abandoned US20140128015A1 (en) | 2004-01-20 | 2014-01-13 | Direct Digital Conversion Tuner |
Family Applications Before (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/952,168 Active 2026-02-18 US7522901B2 (en) | 2004-01-20 | 2004-09-29 | Direct digital conversion tuner and method for using same |
US12/406,518 Expired - Fee Related US7970373B2 (en) | 2004-01-20 | 2009-03-18 | Direct digital conversion tuner and method for using same |
US13/111,056 Active 2025-03-22 US8670740B2 (en) | 2004-01-20 | 2011-05-19 | Direct digital conversion tuner |
Country Status (4)
Country | Link |
---|---|
US (4) | US7522901B2 (en) |
EP (1) | EP1557958B1 (en) |
CN (1) | CN1655450B (en) |
TW (1) | TWI262687B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2020117893A1 (en) * | 2018-12-04 | 2020-06-11 | Bae Systems Information And Electronic Systems Integration Inc. | Analog to digital converter module and method thereof |
Families Citing this family (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1215820A3 (en) * | 2000-12-05 | 2004-04-14 | Zarlink Semiconductor Limited | Radio frequency tuner |
US7522901B2 (en) | 2004-01-20 | 2009-04-21 | Broadcom Corporation | Direct digital conversion tuner and method for using same |
US8732788B2 (en) * | 2004-05-21 | 2014-05-20 | Broadcom Corporation | Integrated set-top box |
US8578434B2 (en) | 2004-05-21 | 2013-11-05 | Broadcom Corporation | Integrated cable modem |
US8239914B2 (en) * | 2004-07-22 | 2012-08-07 | Broadcom Corporation | Highly integrated single chip set-top box |
DE102007009730A1 (en) * | 2007-02-28 | 2008-09-18 | Continental Automotive Gmbh | Method and device for providing information on radio broadcasts |
US8330873B2 (en) * | 2007-03-14 | 2012-12-11 | Larry Silver | Signal demodulator with overmodulation protection |
US8902365B2 (en) | 2007-03-14 | 2014-12-02 | Lance Greggain | Interference avoidance in a television receiver |
US20080261638A1 (en) * | 2007-04-23 | 2008-10-23 | Wahab Sami R | Direct digital sampling method for radios |
KR100964383B1 (en) * | 2008-12-03 | 2010-06-17 | 한국전자통신연구원 | Digital intensive rf receiver |
US20100135446A1 (en) * | 2008-12-03 | 2010-06-03 | Electronics And Telecommunications Research Institute | Digital-intensive rf receiver |
US8526898B2 (en) | 2009-04-17 | 2013-09-03 | Maxlinear, Inc. | Wideband tuner architecture |
US20100306814A1 (en) * | 2009-05-26 | 2010-12-02 | Broadcom Corporation | Integrated Set-Top Box with Daisy-Chaining |
US8989687B2 (en) | 2011-01-28 | 2015-03-24 | Broadcom Corporation | Communication receiver enhancements using multi-signal capture |
DK2521221T3 (en) * | 2011-05-06 | 2014-07-21 | Oticon As | Receiver and method for retrieving an information signal from a magnetic induction signal |
US8792521B2 (en) * | 2011-09-23 | 2014-07-29 | Broadcom Corporation | Multi-standard front end using wideband data converters |
KR101764225B1 (en) | 2011-12-14 | 2017-08-07 | 한국전자통신연구원 | Digital rf receiver |
US10560251B2 (en) * | 2012-08-28 | 2020-02-11 | Maxlinear, Inc. | Method and system for power management in a network device based on multi-protocol detection |
CN104469457B (en) * | 2013-09-24 | 2017-08-29 | 扬智科技股份有限公司 | DVB receiver |
CN106686330A (en) * | 2016-12-02 | 2017-05-17 | 安徽波维电子科技有限公司 | High-frequency head processing system based on DSP chip |
US9996786B1 (en) * | 2017-06-22 | 2018-06-12 | Nxp B.V. | Method and apparatus for using non-uniform under sampling to achieve a software defined radio for NFC applications |
US10951445B2 (en) | 2017-11-27 | 2021-03-16 | Samsung Electronics Co., Ltd. | Radio frequency integrated circuit supporting carrier aggregation and wireless communication device including the same |
RU2763583C2 (en) * | 2021-04-14 | 2021-12-30 | Акционерное общество "Научно-исследовательский институт "Вектор" (АО "НИИ "Вектор") | Method for determining the frequency in a receiver with subsampling |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5592165A (en) * | 1995-08-15 | 1997-01-07 | Sigmatel, Inc. | Method and apparatus for an oversampled digital to analog convertor |
US6678512B1 (en) * | 2000-04-14 | 2004-01-13 | Lucent Technologies Inc. | Receiver system using analog to digital conversion at radio frequency and method |
US6864817B1 (en) * | 2003-12-30 | 2005-03-08 | Freescale Semiconductor, Inc. | Signaling dependent adaptive analog-to-digital converter (ADC) system and method of using same |
US7072632B2 (en) * | 2003-10-10 | 2006-07-04 | Vixs, Inc. | Fast signal detection process |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1994005087A1 (en) * | 1992-08-25 | 1994-03-03 | Wireless Access, Inc. | A direct conversion receiver for multiple protocols |
JP3225644B2 (en) * | 1992-10-31 | 2001-11-05 | ソニー株式会社 | Noise shaping circuit |
US5339459A (en) * | 1992-12-03 | 1994-08-16 | Motorola, Inc. | High speed sample and hold circuit and radio constructed therewith |
US5956624A (en) * | 1994-07-12 | 1999-09-21 | Usa Digital Radio Partners Lp | Method and system for simultaneously broadcasting and receiving digital and analog signals |
US5640698A (en) * | 1995-06-06 | 1997-06-17 | Stanford University | Radio frequency signal reception using frequency shifting by discrete-time sub-sampling down-conversion |
US5963856A (en) * | 1997-01-03 | 1999-10-05 | Lucent Technologies Inc | Wireless receiver including tunable RF bandpass filter |
US5936566A (en) * | 1997-09-12 | 1999-08-10 | Conexant Systems, Inc. | Auto-reference pseudo-flash analog to digital converter |
WO1999037099A2 (en) | 1998-01-13 | 1999-07-22 | Massachusetts Institute Of Technology | Systems and methods for wireless communications |
US6654428B1 (en) * | 1998-01-13 | 2003-11-25 | Massachusetts Institute Of Technology | Systems and methods for wireless communications |
US6686879B2 (en) * | 1998-02-12 | 2004-02-03 | Genghiscomm, Llc | Method and apparatus for transmitting and receiving signals having a carrier interferometry architecture |
US6373418B1 (en) * | 2000-05-25 | 2002-04-16 | Rockwell Collins, Inc. | Nyquist response restoring delta-sigma modulator based analog to digital and digital to analog conversion |
US7245638B2 (en) * | 2000-07-21 | 2007-07-17 | Broadcom Corporation | Methods and systems for DSP-based receivers |
US7564866B2 (en) * | 2000-07-21 | 2009-07-21 | Broadcom Corporation | Methods and systems for digitally processing optical data signals |
US6847255B2 (en) * | 2001-06-01 | 2005-01-25 | Broadband Innovations, Inc. | Zero IF complex quadrature frequency discriminator and FM demodulator |
US6590431B1 (en) * | 2002-06-14 | 2003-07-08 | Texas Instruments Incorporated | Maintaining substantially constant trans-conductance without substantially changing power consumption |
US6744832B2 (en) * | 2002-07-23 | 2004-06-01 | George J. Miao | Analog-to-digital converter bank based ultra wideband communications |
US7187735B2 (en) | 2003-01-28 | 2007-03-06 | Raytheon Company | Mixed technology MEMS/SiGe BiCMOS digitalized analog front end with direct RF sampling |
US7486338B1 (en) * | 2003-04-28 | 2009-02-03 | Wyszynski Adam S | Fully integrated terrestrial TV tuner architecture |
US7522901B2 (en) | 2004-01-20 | 2009-04-21 | Broadcom Corporation | Direct digital conversion tuner and method for using same |
-
2004
- 2004-09-29 US US10/952,168 patent/US7522901B2/en active Active
-
2005
- 2005-01-17 EP EP05000812.7A patent/EP1557958B1/en active Active
- 2005-01-19 TW TW094101514A patent/TWI262687B/en not_active IP Right Cessation
- 2005-01-19 CN CN200510006512XA patent/CN1655450B/en not_active Expired - Fee Related
-
2009
- 2009-03-18 US US12/406,518 patent/US7970373B2/en not_active Expired - Fee Related
-
2011
- 2011-05-19 US US13/111,056 patent/US8670740B2/en active Active
-
2014
- 2014-01-13 US US14/153,799 patent/US20140128015A1/en not_active Abandoned
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5592165A (en) * | 1995-08-15 | 1997-01-07 | Sigmatel, Inc. | Method and apparatus for an oversampled digital to analog convertor |
US6678512B1 (en) * | 2000-04-14 | 2004-01-13 | Lucent Technologies Inc. | Receiver system using analog to digital conversion at radio frequency and method |
US7072632B2 (en) * | 2003-10-10 | 2006-07-04 | Vixs, Inc. | Fast signal detection process |
US6864817B1 (en) * | 2003-12-30 | 2005-03-08 | Freescale Semiconductor, Inc. | Signaling dependent adaptive analog-to-digital converter (ADC) system and method of using same |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2020117893A1 (en) * | 2018-12-04 | 2020-06-11 | Bae Systems Information And Electronic Systems Integration Inc. | Analog to digital converter module and method thereof |
Also Published As
Publication number | Publication date |
---|---|
US20050157818A1 (en) | 2005-07-21 |
CN1655450A (en) | 2005-08-17 |
EP1557958A1 (en) | 2005-07-27 |
TWI262687B (en) | 2006-09-21 |
TW200536314A (en) | 2005-11-01 |
US8670740B2 (en) | 2014-03-11 |
US7522901B2 (en) | 2009-04-21 |
EP1557958B1 (en) | 2017-04-19 |
US7970373B2 (en) | 2011-06-28 |
CN1655450B (en) | 2013-04-24 |
US20110280297A1 (en) | 2011-11-17 |
US20090181629A1 (en) | 2009-07-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8670740B2 (en) | Direct digital conversion tuner | |
US5640698A (en) | Radio frequency signal reception using frequency shifting by discrete-time sub-sampling down-conversion | |
US6373422B1 (en) | Method and apparatus employing decimation filter for down conversion in a receiver | |
Shen et al. | A 900 MHz integrated discrete-time filtering RF front-end | |
US8077818B2 (en) | Radio receiver | |
US8059758B2 (en) | Conversion of multiple analog signals in an analog to digital converter | |
JP2001526487A (en) | Receiver with sigma-delta analog-to-digital converter | |
US7446692B2 (en) | Digital radio system and method of operation | |
US20090161801A1 (en) | Receiver with discrete-time filtering and down-conversion | |
JP2007158583A (en) | Receiver | |
US7978113B2 (en) | Analog-to-digital converter having output data with reduced bit-width and related system and method | |
US8050365B2 (en) | Radio communication device | |
US20100093301A1 (en) | Heterodyne receiver using analog discrete-time signal processing and signal receiving method thereof | |
US8605222B2 (en) | Receiver device, tuner, and television receiver | |
US7634247B2 (en) | Method of sampling an analogue radiofrequency signal | |
US8023923B2 (en) | Mixer circuit | |
EP1557957B1 (en) | Direct digital conversion tuner and method for using same | |
US20100135446A1 (en) | Digital-intensive rf receiver | |
JP2011061660A (en) | Wireless receiving apparatus | |
US7127221B2 (en) | Receiver circuit, particularly for mobile radio | |
KR100964383B1 (en) | Digital intensive rf receiver | |
Richter | Zero IF satellite tuners for DBS |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001 Effective date: 20160201 Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001 Effective date: 20160201 |
|
AS | Assignment |
Owner name: BROADCOM CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:DAUPHINEE, LEONARD;REEL/FRAME:039896/0857 Effective date: 20040915 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:041706/0001 Effective date: 20170120 Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:041706/0001 Effective date: 20170120 |
|
AS | Assignment |
Owner name: BROADCOM CORPORATION, CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041712/0001 Effective date: 20170119 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED, SINGAPORE Free format text: MERGER;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:047231/0369 Effective date: 20180509 Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITE Free format text: MERGER;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:047231/0369 Effective date: 20180509 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITE Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE OF THE MERGER AND APPLICATION NOS. 13/237,550 AND 16/103,107 FROM THE MERGER PREVIOUSLY RECORDED ON REEL 047231 FRAME 0369. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:048549/0113 Effective date: 20180905 Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED, SINGAPORE Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE OF THE MERGER AND APPLICATION NOS. 13/237,550 AND 16/103,107 FROM THE MERGER PREVIOUSLY RECORDED ON REEL 047231 FRAME 0369. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:048549/0113 Effective date: 20180905 |
|
STCV | Information on status: appeal procedure |
Free format text: BOARD OF APPEALS DECISION RENDERED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION |