US20120085403A1 - Method for producing a contact, a contact and solar cell comprising a contact - Google Patents
Method for producing a contact, a contact and solar cell comprising a contact Download PDFInfo
- Publication number
- US20120085403A1 US20120085403A1 US13/146,741 US201013146741A US2012085403A1 US 20120085403 A1 US20120085403 A1 US 20120085403A1 US 201013146741 A US201013146741 A US 201013146741A US 2012085403 A1 US2012085403 A1 US 2012085403A1
- Authority
- US
- United States
- Prior art keywords
- layer
- contact
- metal
- silicide
- silicon
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000004519 manufacturing process Methods 0.000 title description 12
- 229910052751 metal Inorganic materials 0.000 claims abstract description 112
- 239000002184 metal Substances 0.000 claims abstract description 112
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims abstract description 101
- 238000000034 method Methods 0.000 claims abstract description 89
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 78
- 229910021332 silicide Inorganic materials 0.000 claims abstract description 74
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 65
- 239000010703 silicon Substances 0.000 claims abstract description 65
- 229910021417 amorphous silicon Inorganic materials 0.000 claims abstract description 60
- 239000000758 substrate Substances 0.000 claims abstract description 47
- 238000000151 deposition Methods 0.000 claims abstract description 19
- 238000000137 annealing Methods 0.000 claims abstract description 12
- 229910004205 SiNX Inorganic materials 0.000 claims description 19
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 16
- 239000011347 resin Substances 0.000 claims description 10
- 229920005989 resin Polymers 0.000 claims description 10
- 238000001704 evaporation Methods 0.000 claims description 9
- 230000008020 evaporation Effects 0.000 claims description 9
- 229910052759 nickel Inorganic materials 0.000 claims description 8
- 238000004544 sputter deposition Methods 0.000 claims description 8
- 238000009713 electroplating Methods 0.000 claims description 6
- 238000007747 plating Methods 0.000 claims description 2
- FGUUSXIOTUKUDN-IBGZPJMESA-N C1(=CC=CC=C1)N1C2=C(NC([C@H](C1)NC=1OC(=NN=1)C1=CC=CC=C1)=O)C=CC=C2 Chemical compound C1(=CC=CC=C1)N1C2=C(NC([C@H](C1)NC=1OC(=NN=1)C1=CC=CC=C1)=O)C=CC=C2 FGUUSXIOTUKUDN-IBGZPJMESA-N 0.000 claims 1
- 239000004593 Epoxy Substances 0.000 claims 1
- 229920000642 polymer Polymers 0.000 claims 1
- 238000005507 spraying Methods 0.000 claims 1
- 239000010410 layer Substances 0.000 description 208
- 230000015572 biosynthetic process Effects 0.000 description 23
- 239000002210 silicon-based material Substances 0.000 description 17
- 238000005530 etching Methods 0.000 description 16
- 238000002161 passivation Methods 0.000 description 13
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 13
- 239000000463 material Substances 0.000 description 12
- 150000002739 metals Chemical class 0.000 description 11
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 10
- 229910052782 aluminium Inorganic materials 0.000 description 9
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 9
- 239000000203 mixture Substances 0.000 description 9
- 238000007669 thermal treatment Methods 0.000 description 8
- 235000012431 wafers Nutrition 0.000 description 8
- 238000004151 rapid thermal annealing Methods 0.000 description 7
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 6
- 239000002800 charge carrier Substances 0.000 description 6
- 229910052802 copper Inorganic materials 0.000 description 6
- 239000010949 copper Substances 0.000 description 6
- 238000007772 electroless plating Methods 0.000 description 6
- 238000000608 laser ablation Methods 0.000 description 6
- 238000000926 separation method Methods 0.000 description 6
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 5
- 229910052581 Si3N4 Inorganic materials 0.000 description 5
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 5
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 5
- 239000004411 aluminium Substances 0.000 description 5
- 229910052804 chromium Inorganic materials 0.000 description 5
- 239000011651 chromium Substances 0.000 description 5
- 230000008021 deposition Effects 0.000 description 5
- 239000002019 doping agent Substances 0.000 description 5
- 238000011049 filling Methods 0.000 description 5
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 5
- 229910052737 gold Inorganic materials 0.000 description 5
- 239000010931 gold Substances 0.000 description 5
- 229910052763 palladium Inorganic materials 0.000 description 5
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 5
- 229910052709 silver Inorganic materials 0.000 description 5
- 239000004332 silver Substances 0.000 description 5
- 239000010936 titanium Substances 0.000 description 5
- 229910052719 titanium Inorganic materials 0.000 description 5
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 5
- 229910052721 tungsten Inorganic materials 0.000 description 5
- 239000010937 tungsten Substances 0.000 description 5
- 229910052720 vanadium Inorganic materials 0.000 description 5
- GPPXJZIENCGNKB-UHFFFAOYSA-N vanadium Chemical compound [V]#[V] GPPXJZIENCGNKB-UHFFFAOYSA-N 0.000 description 5
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 4
- 238000004050 hot filament vapor deposition Methods 0.000 description 4
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 4
- 229910017604 nitric acid Inorganic materials 0.000 description 4
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 4
- 239000010409 thin film Substances 0.000 description 4
- 238000007704 wet chemistry method Methods 0.000 description 4
- HEMHJVSKTPXQMS-UHFFFAOYSA-M Sodium hydroxide Chemical compound [OH-].[Na+] HEMHJVSKTPXQMS-UHFFFAOYSA-M 0.000 description 3
- 230000009286 beneficial effect Effects 0.000 description 3
- 229910021419 crystalline silicon Inorganic materials 0.000 description 3
- 230000001965 increasing effect Effects 0.000 description 3
- 238000007641 inkjet printing Methods 0.000 description 3
- 229910021424 microcrystalline silicon Inorganic materials 0.000 description 3
- 238000005457 optimization Methods 0.000 description 3
- 238000009832 plasma treatment Methods 0.000 description 3
- QTBSBXVTEAMEQO-UHFFFAOYSA-N Acetic acid Chemical compound CC(O)=O QTBSBXVTEAMEQO-UHFFFAOYSA-N 0.000 description 2
- 229910017974 NH40H Inorganic materials 0.000 description 2
- 229910005883 NiSi Inorganic materials 0.000 description 2
- 239000006096 absorbing agent Substances 0.000 description 2
- 239000000654 additive Substances 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 230000002708 enhancing effect Effects 0.000 description 2
- 229910021423 nanocrystalline silicon Inorganic materials 0.000 description 2
- 229910021334 nickel silicide Inorganic materials 0.000 description 2
- 230000001681 protective effect Effects 0.000 description 2
- 239000002344 surface layer Substances 0.000 description 2
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- 229910000676 Si alloy Inorganic materials 0.000 description 1
- 229910004152 SiNc Inorganic materials 0.000 description 1
- HMDDXIMCDZRSNE-UHFFFAOYSA-N [C].[Si] Chemical compound [C].[Si] HMDDXIMCDZRSNE-UHFFFAOYSA-N 0.000 description 1
- 229910017875 a-SiN Inorganic materials 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 239000010408 film Substances 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 238000001883 metal evaporation Methods 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 238000005215 recombination Methods 0.000 description 1
- 230000006798 recombination Effects 0.000 description 1
- 238000004381 surface treatment Methods 0.000 description 1
- 238000003631 wet chemical etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02S—GENERATION OF ELECTRIC POWER BY CONVERSION OF INFRARED RADIATION, VISIBLE LIGHT OR ULTRAVIOLET LIGHT, e.g. USING PHOTOVOLTAIC [PV] MODULES
- H02S40/00—Components or accessories in combination with PV modules, not provided for in groups H02S10/00 - H02S30/00
- H02S40/30—Electrical components
- H02S40/34—Electrical components comprising specially adapted electrical connection means to be structurally associated with the PV module, e.g. junction boxes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0224—Electrodes
- H01L31/022408—Electrodes for devices characterised by at least one potential jump barrier or surface barrier
- H01L31/022425—Electrodes for devices characterised by at least one potential jump barrier or surface barrier for solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0224—Electrodes
- H01L31/022408—Electrodes for devices characterised by at least one potential jump barrier or surface barrier
- H01L31/022425—Electrodes for devices characterised by at least one potential jump barrier or surface barrier for solar cells
- H01L31/022441—Electrode arrangements specially adapted for back-contact solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
- H01L31/068—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN homojunction type, e.g. bulk silicon PN homojunction solar cells or thin film polycrystalline silicon PN homojunction solar cells
- H01L31/0682—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN homojunction type, e.g. bulk silicon PN homojunction solar cells or thin film polycrystalline silicon PN homojunction solar cells back-junction, i.e. rearside emitter, solar cells, e.g. interdigitated base-emitter regions back-junction cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/1804—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic Table
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/547—Monocrystalline silicon PV cells
Definitions
- the present invention relates to a method of producing a contact for a back surface of a silicon solar cell.
- the present invention also relates to a contact produced by this method and a solar cell comprising the contact.
- Cutting the cost per energy unit produced is a prime objective of the solar cell industry. There are three ways of reaching this objective. One is to reduce the cost of production, the other is increase the efficiency of the product and the third is to do both actions simultaneously.
- One way to increase efficiency of the solar cell is to enable it to capture more light.
- the entire back of the solar cell is typically covered with metal, usually aluminum.
- metal usually aluminum.
- One drawback of this configuration is the relatively poor passivating properties of the aluminum at the aluminum/silicon interface, which leads to excessive charge carrier recombination and thus lower current collection efficiencies.
- Creating localized back contacts can avoid the abovementioned drawback of implementing a complete metalized back surface of a solar cell. It allows the areas in between the contacts to be covered with passivating layers and thus increases the current collecting efficiency.
- Back side contacting requires separation of the p-Si contact and the n-Si contact.
- the present invention seeks to tackle the abovementioned challenges by providing a structured silicon surface where all non-silicon surfaces may become contact separation areas while the silicon surfaces will become the basis of the metal conductors.
- Patent application WO 2008/039078 A2 describes a cost efficient method of a back contact silicon solar cell. In the method, an aluminum back contact is applied on the whole back surface and later the contacts are separated by appropriate method.
- Patent application WO2006/110048 A1 describes a method for employing a passivation layer structure consisting of amorphous silicon of silicon carbon bottom layer and an amorphous silicon nitride top layer.
- a method for producing a contact for a silicon solar cell comprising applying either a silicon substrate with doped regions of alternating p-type and n-type conductivity or a silicon substrate with p-type or n-type conductivity.
- the method comprises the following steps:
- a contact for a back surface of a solar cell comprising a silicon substrate onto which a passivating layer is applied and partly removed in areas where a contact shall be formed. Furthermore, the contact comprises silicide regions onto or into the silicon substrate.
- the main objective of the invention is to provide a cost efficient method for processing the back surface of a solar cell in such a way that at least one contact is created.
- the present invention relates to a method of producing a back contact on the back surface of a silicon solar cell by use of low temperature silicide formation and possible contact separation done by a wet chemical etching step.
- the method of the invention may employ a back contact on the back side of a solar cell that also has a front side contact or it can employ a solar cell that is produced in such a way that it has all the contact sites on the back side.
- the invention may employ any silicon wafer or thin film acting as the absorber material.
- the absorber material will hereby be referred to as “substrate”.
- the substrates include wafers or thin layers or films of mono-, micro-, and multi-crystalline silicon and any known and conceivable configuration of the p and n doped regions. This includes, but is not limited to, configurations
- front surface denotes the surface of the solar cell that is exposed to direct sunlight.
- back surface is the opposite side to the front surface.
- back contact means an electrical contact to the solar cell that is situated on the back surface of the solar cell.
- back-contacted solar cell means that all contact sites reside on the back surface of the solar cell.
- p-doped region means a surface area of the substrate where a doping material resulting in an increased number of positive charge carriers is added into the silicon material within a certain distance below the surface forming a region of the substrate with a surface layer with p-type conductivity.
- n-doped region means a surface area of the substrate where a doping material resulting in increased number of negative charge carriers (mobile electrons) is added into the silicon material within a certain distance below the surface forming a region of the substrate with a surface layer with n-type conductivity.
- front contacted solar cell means a solar cell with contacts on the front surface and the back surface.
- the said doped regions can be made by any of the following processes or combination of the following processes:
- silicon material denotes any silicon containing material that will form metal silicide with the deposited metal layer upon the appropriate thermal treatment. This comprises crystalline silicon, amorphous silicon, micro-crystalline silicon and nano-crystalline silicon.
- the silicon material may include 0-40 atomic percent hydrogen.
- contact site hereby means an area on the surface of the substrate where the solar cell is to be contacted. This said area can reside on an n-doped region, a p-doped region, n-type silicon material or p-type silicon material.
- providing a contact site denotes processing the structure in such a way that between the contact site and the metal layer to be deposited, there only resides silicon material on top of the contact site. The important point is that regardless of the prior steps, there should only reside silicon material at the contact site.
- suicide denotes a compound that has silicon together with more electropositive elements. These elements can typically be, for example nickel, palladium, titanium, silver, gold, aluminium, copper, tungsten, vanadium, chromium.
- exposed silicon surface denotes silicon material that is exposed to the ambient.
- structure denotes the device at any process step.
- Substrates for back-contacted solar cells should have at least one region of each type conductivity p and n on its back side, but typically there will be several doped regions with alternating conductivity in an interdigitated pattern.
- This invention provides a method for producing at least one back contact for a solar cell, regardless of front surface treatment prior to application of the method described in this document.
- the invention further relates to a back contact and a solar cell including the back contact.
- FIGS. 1 a - f show schematically a cross section of a first embodiment of the method of the invention
- FIGS. 2 a - d show schematically a cross section of a second embodiment of the method of the invention
- FIGS. 3 a - e show schematically a cross section of a third embodiment of the method of the invention
- FIGS. 4 a - g show schematically a cross section of a fourth embodiment of the method of the invention
- FIGS. 5 a - e show schematically a cross section of a fifth embodiment of the method of the invention
- the invention relates to a method for producing at least one contact for a back surface of a silicon solar cell.
- the method comprises applying a silicon substrate 2 with doped regions and then depositing a passivating layer 3 onto the silicon substrate 2 as shown in FIG. 1 a .
- a passivating layer 3 means a single passivating layer or a passivating stack of layers.
- the back contact structure 1 produced by the method in this invention comprises a passivating layer 3 deposited on a silicon substrate 2 .
- the passivating layer 3 preferably comprises a hydrogenated amorphous silicon (a-Si:H) layer 4 and a hydrogenated amorphous silicon nitride (a-SiN x :H) layer 5 .
- contact sites are provided by processing the structure in such a way that there only resides silicon material between the contact site and the metal to be deposited. Typically this comprises removing any non-silicon material, for example a-SiN x :H, located in the area(s) defines as contact sites(s). Typically, this step leads to a pattern of openings 7 where the contacts shall be formed.
- the at least one opening 7 is located where the at least one contact shall be created. After forming the at least one opening 7 a metal layer 8 is deposited onto the structure 1 by a non-selective method.
- a non-selective metal deposition method can comprise sputtering or evaporation and means that the metal deposits on all exposed surfaces. It is also possible to perform plating in a non-selective way.
- the structure 1 is subjected to an annealing treatment (temperature treatment).
- temperature treatment can be made at temperatures typically ranging from 175° C. to 550° C., more preferably 225° C. to 500° C., most preferably 275° C. to 450° C. for 5 to 60 seconds, depending on the metal used.
- This thermal treatment can comprise a temperature profile that varies linearly or non-linearly with time.
- the temperature treatment step can be done by e.g. rapid thermal annealing.
- the metal layer 8 in the openings 7 reacts with the silicon material creating a silicide region 9 .
- the non-silicide metal is removed by a selective etch as explained for embodiment 1 of the invention.
- the silicide regions 9 are electroplated or electroless plated to reduce the electrical resistance of the contacts.
- the plated metal can for example be copper.
- the invention also provides a solar cell comprising a back contact structure produced by the method according to the invention.
- the role of the passivating layer 3 is to enhance the current collecting properties of the silicon structure by enhanced surface passivation. For some applications it is desirable to increase the back surface reflection while the passivating layers 3 do not solely serve as an optimal back reflector of light that has passed through the silicon substrate 2 .
- a reflective layer 6 is placed on top of the passivating layer 3 and serves to increase the back reflectance of photons back into the silicon structure thus increasing the current generating properties of the silicon structure 1 , as exemplified in embodiments 2 , 3 , 4 and 5 .
- the figures show the method for making two contacts. However, it should be emphasized that the method comprises the production of one or more contacts.
- a passivating layer 3 comprising an amorphous silicon bottom layer and a silicon nitride top layer, is first deposited on the silicon substrate 2 .
- contact sites are provided by removing the silicon nitride layer 5 in area A, creating at least one opening 7 in the silicon nitride layer 5 in areas above the at least one specifically doped region 13 .
- some or all of the underlying amorphous silicon layer 4 may also be removed in the at least one opening 7 , as seen in FIG. 1 b .
- a contact site has been provided.
- a patterned exposed silicon surface has also simultaneously been provided.
- the said removal of the amorphous silicon layer 4 in the at least one opening 7 may be done in the same step as the said removal of the silicon nitride layer 5 in the at least one opening 7 , or in a separate step.
- a metal layer 8 is deposited onto the passivating layer 3 at least filling the at least one opening 7 , as seen in FIG. 1 c .
- filling it is meant that all or most of the exposed silicon in the opening 7 is covered by metal 8 .
- the silicon structure 1 is subjected to the appropriate annealing treatment (temperature treatment) such that a metal silicide 9 is formed in the areas where the metal 8 is in contact with silicon material, as seen in FIG. 1 d .
- the contacts are separated by exposing the metal to a selective etch which removes the metal 8 which has not formed silicide 9 , as seen in FIG. 1 e.
- the passivating layer 3 can typically comprise a hydrogenated amorphous silicon (a-Si:H) layer or a hydrogenated amorphous silicon nitride (a-SiN x :H) layer.
- the passivating layer 3 can comprise an a-Si:H layer 4 and an a-SiN x :H layer 5 .
- the passivating layer 3 comprises of (from the silicon substrate and up): an a-Si:H layer, an a-SiN x :H layer and an a-Si:H layer. The invention is not limited to these materials.
- a patterned reflective layer 6 is deposited onto the passivating layer 3 with at least one opening 7 defining where the contact shall be formed, as seen in FIG. 2 a . All or most of, the passivating layer 3 exposed in the openings 7 is removed as shown in FIG. 2 b , and explained in more detail below.
- the entire silicon nitride layer 5 and the entire amorphous silicon layer 4 exposed to the ambient in the at least one opening 7 in area A have to be removed. In this way a contact site has been created.
- a patterned exposed silicon surface has also simultaneously been provided.
- the next step involves non-selective deposition of a metallic layer 8 .
- the structure 1 is annealed to form silicide regions 9 on or below the surface of the silicon structure 2 where the at least one opening 7 is located.
- the contacts are separated by exposing the metal to a selective etch which removes the metal which has not formed silicide 9 . This is shown in FIG. 2 c .
- a highly conductive metal to the silicide regions 9 to thicken the contacts 10 in order to reduce electrical resistance. This is illustrated in FIG. 2 d.
- FIG. 3 a shows schematically a third embodiment of the method for producing at least one back contact where the a-SiN x :H layer 5 is removed according to the pattern defined by the reflective layer 6 .
- FIG. 3 b shows the silicon structure with a metal layer applied in such a way that it covers the reflective layer 6 and fills the openings 7 according to the patterns defined by the reflective layer 6 .
- FIG. 3 c shows schematically the same silicon structure after an annealing step which has led to formation of silicide 9 .
- FIG. 3 d shows the silicon structure after the removal of metal 8 which has not formed silicide.
- FIG. 3 e shows schematically the next step where metal has been applied to form contacts in connection with the silicide regions.
- FIG. 4 a shows schematically a fourth embodiment of the method for producing at least one back contact
- the passivating layer 3 comprises an a-Si:H layer 4 , onto which there is deposited an a-SiN x :H layer 5 , onto which there is deposited an a-Si:H layer 11 .
- FIG. 4 b shows the same silicon structure 1 after at least some of the passivating layer 3 has been removed in an opening 7 to such an extent that the a-Si:H layer 11 and the a-SiN x :H layer 4 has been removed and that at least some of the a-Si:H layer 3 remains in the opening 7 , as explained below In this way a contact site has been provided.
- FIG. 4 c shows the same structure where a reflective layer has been applied onto the a-Si:H layer 11 covering least in some of the area where the opening 7 has not been made. In this way a patterned exposed silicon surface has been provided.
- FIG. 4 d shows the structure 1 after a metal layer has been deposited at least filling the opening 7 .
- FIG. 4 e shows the same structure 1 after an annealing step has led to silicide formation 9 in the regions where the metal layer 8 was in contact with a-Si:H.
- FIG. 4 f shows the same structure 1 after metal 8 that had not formed silicide 9 has been removed, typically by a selective etch. Then a metal is applied to the silicide 9 to form contacts 10 .
- FIG. 5 a shows schematically a fifth embodiment of the method for producing at least one back contact
- the passivating layer 3 comprises an a-Si:H layer 3 .
- a patterned reflective layer 6 with at least one opening 7 where the at least one contact shall be formed, thus providing a patterned exposed silicon surface.
- a metal layer 8 is deposited ( FIG. 5 b ) with a subsequent temperature treatment resulting in the metal layer 8 reacting with the exposed silicon surface to form at least one silicide region 9 ( FIG. 5 c ).
- the non-reacted metal 8 is removed by a selective etch leaving the silicide region intact, as seen in FIG. 5 d .
- a metal 10 is deposited on the at least one silicide region 9 .
- the embodiments refer to making more than one contact, but the method of the invention refers to making at least one contact.
- the first embodiment of the method of the invention has as a starting point a silicon substrate 2 which typically has a back surface with doped regions 13 and has received full front side treatment.
- the doped regions 13 can be of the same type of conductivity or with alternating p-type and n-type conductivity.
- the doped regions 13 can have the same or different doping concentration as the substrate.
- the silicon structure 1 can be produced either from a monocrystalline silicon wafer, a multicrystalline silicon wafer or a silicon based thin film.
- the back surface might be planar or textured, e.g. by wet chemistry or plasma treatment.
- the back surface is first cleaned for example by exposure to a mixture of H 2 S0 4 and H 2 0 2 , a mixture of HCl, H 2 0 2 and H 2 0, or a mixture of NH 4 0H, H 2 0 2 and H 2 0, followed by an oxide removal, e.g. in diluted HF.
- the passivating layer/layers 3 are applied on the back surface of the silicon substrate 2 .
- the passivating layer 3 comprises a hydrogenated amorphous silicon (a-Si:H) layer 4 and a hydrogenated amorphous silicon nitride (a-SiN x :H) layer 5 , as described in patent WO2006/110048 A1.
- the passivating layers can be applied using plasma enhanced chemical vapor deposition (PECVD) or other deposition techniques suitable for this purpose such as hot wire CVD (HWCVD), expanding thermal plasma (ETP), electron cyclotron resonance (ECR), sputtering or similar techniques.
- PECVD plasma enhanced chemical vapor deposition
- HWCVD hot wire CVD
- ETP expanding thermal plasma
- ECR electron cyclotron resonance
- the role of the passivating layer 3 is to enhance the charge carrier transportation properties at the surface and bulk of the silicon substrate 2 and hence increase its current collecting capabilities.
- the thickness of the a-Si:H layer 4 is typically 5-200 nm, preferably 10-60 nm.
- the thickness of the a-SiN x :H is 10-150 nm, preferably 20-100 nm.
- FIG. 1 b illustrates the next step where at least parts of the a-Si:H layer 4 is left intact.
- This procedure constitutes providing a contact site in the areas comprising said openings 7 .
- the at least one opening 7 in the passivation layer 3 can be created by, but not limited to, the following techniques:
- a metal layer 8 is deposited non-selectively in such a way that metal at least fills the at least one opening 7 , as illustrated in FIG. 1 c .
- the metal layer 8 can be applied by for example, but not limited to, evaporation or sputtering.
- Suitable metals for evaporation and subsequent silicide formation include nickel, palladium, titanium, silver, gold, aluminium, copper, tungsten, vanadium, chromium, or any combination of these metals
- a relevant metal for back side silicide formation is nickel.
- the monosilicide (NiSi) is preferable as this alloy has the lowest electrical resistance of the nickel silicides. Added to his, the process must be optimised for the minimum contact resistance between the silicon and the silicide.
- the structure 1 is subjected to the appropriate annealing step in order to facilitate the formation of silicide 9 where the metal layer 8 is in contact with silicon material ( FIG. 1 d ).
- the metal in the at least one opening 7 reacts with the silicon material creating at least one silicide region 9 .
- Silicide can be made at temperatures typically ranging from 175° C. to 550° C., more preferably 225° C. to 500° C., most preferably 275° C. to 450° C. for 5 to 60 seconds, depending on the metal used.
- This thermal treatment can comprise a temperature profile that varies linearly or non-linearly with time.
- the temperature treatment step can be done by e.g. rapid thermal annealing.
- the contact separation may not be necessary.
- a relevant method to remove the metal 8 which has not reacted to form silicide 9 is by selective etching, employing an etching solution which etches the silicide 9 much slower than the metal 8 . This can be done by exposure to, for example, HNO 3 or a mixture of HNO 3 and HCl.
- the contacts can be separated by laser ablation, screen print etching or inkjet etching.
- the contacts are thickened by electroplating or electroless plating resulting in larger contacts 10 with lower electrical resistance.
- the second embodiment of the method of the invention has as a starting point a silicon substrate 2 which typically has a back surface with doped regions with alternating p-type and n-type conductivity and has received full front side treatment.
- the silicon structure can be produced either from a monocrystalline silicon wafer, a multicrystalline silicon wafer or a silicon based thin film.
- the back surface might be planar or textured, e.g. by wet chemistry or plasma treatment.
- the back surface is first cleaned for example by exposure to a mixture of H 2 S0 4 and H 2 0 2 , a mixture of HCl, H 2 0 2 and H 2 0, or a mixture of NH 4 0H, H 2 0 2 and H 2 0, followed by an oxide removal, e.g. in diluted HF.
- the passivating layer/layers 3 are applied on the back surface of the silicon substrate 2 .
- the passivating layer 3 comprises a hydrogenated amorphous silicon (a-Si:H) layer 4 and a hydrogenated amorphous silicon nitride a-SiN x :H layer 5 , as described in patent WO2006/110048 A1.
- the passivating layers can be applied using plasma enhanced chemical vapor deposition (PECVD) or other deposition techniques suitable for this purpose such as hot wire CVD (HWCVD), expanding thermal plasma (ETP), electron cyclotron resonance (ECR), sputtering or similar techniques.
- PECVD plasma enhanced chemical vapor deposition
- HWCVD hot wire CVD
- ETP expanding thermal plasma
- ECR electron cyclotron resonance
- the role of the passivating layer 3 is to enhance the charge carrier transportation properties at the surface and bulk of the silicon substrate 2 and hence increase its current collecting capabilities.
- the thickness of the a-Si:H layer 4 is typically 5-200 nm, preferably 10-60 nm.
- the thickness of the a-SiN x :H is 10-150 nm, preferably 20-100 nm.
- the thicknesses of the layers can be individually adjusted to optimize for back reflection while maintaining the passivation properties.
- a patterned reflective layer 6 On top of the passivating layer 3 is applied a patterned reflective layer 6 , typically by ink-jetting leaving at least one opening 7 in the reflective layer 6 which is aligned with the at least one contact site 13 .
- the reflective layer 6 can be applied covering most of, or all of the passivating layer 3 , with subsequent removal of some of the reflective layer 6 to define at least one openings 7 . Both these methods are equivalent and is covered by the phrase ‘applying a reflective resin layer 6 with at least one opening 7 ’.
- the reflective layer 6 material can comprise a resin that in turn comprises reflection enhancing additives.
- the purpose of the reflective layer in this embodiment is:
- the openings 7 in the reflective layer 6 define the pattern for which the passivating layer 3 will be opened towards the silicon substrate 2 .
- the passivating layer 3 is etched in an appropriate solution which removes, all or most of the passivating layer 3 , i.e. the a-SiN x :H layer 5 and the a-S:H layer 4 , as seen in FIG. 2 b.
- the appropriate solution can be, but not limited to, a solution of diluted, concentrated or buffered HF, or solution of diluted or concentrated KOH, or solution of diluted or concentrated NaOH, or a mixture comprising HF, HN0 3 , and CH 3 COOH, or a combination thereof.
- the choice of method for obtaining the openings is not important. An important feature is that the passivation layer 3 must be locally removed to expose the underlying silicon material. In this way a contact site is provided.
- a metal layer 8 is applied by appropriate method on top of the reflective layer 6 filling the openings 7 in the passivating layer 3 to an extent that the metal layer 8 is in contact with the silicon substrate 2 .
- This method can constitute metal evaporation, sputtering or electroless plating, which will result in a full coverage on the back side of the silicon structure 2 , i.e. a non-selective deposition of the metal layer 8 .
- Suitable metals for evaporation and subsequent silicide formation include nickel, palladium, titanium, silver, gold, aluminium, copper, tungsten, vanadium, chromium, or any combination of these metals
- a relevant metal for back side silicide formation is nickel.
- the monosilicide (NiSi) is preferable as this alloy has the lowest electrical resistance of the nickel silicides.
- the process must be optimised for the minimum contact resistance between the silicon and the silicide.
- Silicide can be made at temperatures typically ranging from 175° C. to 550° C., more preferably 225° C. to 500° C., most preferably 275° C. to 450° C. for 5 to 60 seconds, depending on the metal used.
- This thermal treatment can comprise a temperature profile that varies linearly or non-linearly with time. The temperature treatment step can be done by e.g. rapid thermal annealing.
- the structure 1 is subjected to the appropriate annealing step in order to facilitate the formation of silicide 9 where the metal layer 8 is in contact with the exposed silicon surface in the at least one opening 7 .
- Silicide can be made at temperatures typically ranging from 175° C. to 550° C., more preferably 225° C. to 500° C., most preferably 275° C. to 450° C. for 5 to 60 seconds, depending on the metal used.
- This thermal treatment can comprise a temperature profile that varies linearly or non-linearly with time.
- the temperature treatment step can be done by e.g. rapid thermal annealing.
- the metal which has not formed silicide can be removed by a selective etch, as described in embodiment 1 and seen in FIG. 2 c.
- the contacts will be thickened by electroplating or electroless plating ( FIG. 2 d ) resulting in larger contacts 10 with lower electrical resistance.
- FIGS. 3 a to 3 e A third embodiment of the method according to the invention is shown in FIGS. 3 a to 3 e.
- the first steps are identical to the first steps in the second embodiment.
- the method starts with a silicon substrate 2 which typically has a back side with doped regions with alternating p-type and n-type conductivity and has received full front side treatment.
- the silicon structure can be produced either from a monocrystalline silicon wafer, a multicrystalline silicon wafers or a silicon based thin film.
- the back surface might be planar or textured, either by wet chemistry or plasma treatment.
- the backside is typically cleaned in the same way as in the first embodiment.
- the passivating stack of layer 3 comprises a hydrogenated amorphous silicon (a-Si:H) layer 4 , and on top of this a hydrogenated amorphous silicon nitride layer (a-SiN x :H) 5 .
- Layers 4 , 5 are deposited in the same way as in the first embodiment.
- the role of the passivating layers 4 , 5 is to enhance the charge carrier transportation properties at the surface and bulk of the silicon substrate 2 and hence increase its current collecting capabilities.
- the thickness of the a-Si:H layer 4 is typically 5-200 nm, preferably 10-60 nm.
- the thickness of the a-SiN c :H is 10-150 nm, preferably 20-100 nm.
- the thicknesses of the layers are individually adjusted to optimize for back reflection while maintaining the passivation properties
- a patterned reflective layer 6 onto layer 5 , in the same way as in the first embodiment.
- the reflective layer 6 is typically deposited by ink-jetting leaving at least one opening 7 in the reflective layer 6 which is aligned with the contact site 13 .
- the reflective layer 6 can be applied covering most of, or all of the passivating layer 5 , with subsequent removal of some of the reflective layer 6 to define a pattern with openings 7 .
- the reflective layer material can comprise a resin that in turn comprises reflection enhancing additives.
- the purpose of applying the reflective resin is:
- the openings 7 in the reflective layer 6 define the pattern for which the passivating layer 5 will be exposed.
- FIG. 3 a shows the next step where the part of the a-SiN x :H layer 5 not being covered by the reflective layer 6 , has been removed, leaving the a-Si:H layer 4 at least partially intact. This is typically done by exposure to diluted HF solution.
- FIG. 3 b shows the next step where metal layer 8 has been applied non-selectively on top of the reflective layer 6 and the deposited metal is in contact with the a-Si:H layer 4 through the openings 7 defined by the reflective resin layer 6 .
- Suitable metals are also identical to the suitable metals in the first embodiment.
- the structure 1 is subjected to the appropriate annealing step in order to facilitate the formation of silicide 9 where the metal layer 8 is in contact with the exposed silicon surface in the at least one opening 7 ( FIG. 3 c ).
- Silicide can be made at temperatures typically ranging from 175° C. to 550° C., more preferably 225° C. to 500° C., most preferably 275° C. to 450° C. for 5 to 60 seconds, depending on the metal used.
- This thermal treatment can comprise a temperature profile that varies linearly or non-linearly with time.
- the temperature treatment step can be done by e.g. rapid thermal annealing.
- the silicide formation in this embodiment can typically be done at a lower temperature than for the second embodiment due to the higher temperature required for silicide formation in crystalline silicon. This results in a silicide formation that stops predominantly at the a-Si:H/silicon substrate 2 interface. This is shown in FIG. 3 c.
- a relevant method is to remove the metal 8 which has not reacted to form silicide 9 by selective etching where only the residual metal 8 is removed. This can be done by exposure to, for example, HNO 3 or a mixture of HNO 3 and HCl.
- the contacts can be separated by laser ablation, screen print etching or inkjet etching.
- the contacts are thickened by electroplating or electroless plating ( FIG. 30 resulting in larger contacts 10 with lower electrical resistance.
- FIGS. 4 a to 4 f A fourth embodiment of the method according to the invention is shown in FIGS. 4 a to 4 f.
- the method starts with a substrate 2 with a passivating layer 3 deposited onto it.
- the passivating layer 3 comprises a bottom amorphous silicon layer 4 , onto which an amorphous silicon nitride layer 4 is deposited, onto which an amorphous silicon layer 11 is deposited.
- This passivating stack is shown in FIG. 4 a.
- the passivating layers can be applied by techniques mentioned in the first embodiment of the invention.
- FIG. 4 b illustrates that the at least one opening 7 is aligned with the at least one contact site 13 . See FIG. 4 b.
- the removal step can comprise utilizing ink jet etching, screen print etching, laser ablation, applying a photolithographic mask with subsequent etching and mask removal or other appropriate technique.
- a reflective layer 6 is applied on top of the remaining passivating layer 3 in areas where subsequent silicide formation is not wanted. This is illustrated in FIG. 4 c.
- the order at which the two last steps are done is not important. It is also possible to cover all of the passivating layer 3 completely with a reflective layer 6 , and in the next step, the reflective layer, the top a-Si:H layer and the a-SiN:H layer is removed for creation of the opening 7 . Removal of the above mentioned material layers can be done by e.g. laser ablation.
- a metal layer 8 is applied non-selectively, filling at least the areas that are not covered with reflective resin layer 6 .
- the metal layer can be applied by evaporation, sputtering or other appropriate technique.
- Suitable metals for evaporation and subsequent silicide formation include nickel, palladium, titanium, silver, gold, aluminium, copper, tungsten, vanadium, chromium, or any combination of these metals
- the invention is not restricted to these choices of metals, it may apply using any material that forms a highly conductive silicide or silicon alloy on both p- and n-type silicon.
- the structure 1 is subjected to the appropriate annealing step in order to facilitate the formation of silicide 9 where the metal layer 8 is in contact with the exposed silicon surface in the at least one opening 7 ( FIG. 4 e ).
- Silicide can be made at temperatures typically ranging from 175° C. to 550° C., more preferably 225° C. to 500° C., most preferably 275° C. to 450° C. for 5 to 60 seconds, depending on the metal used.
- This thermal treatment can comprise a temperature profile that varies linearly or non-linearly with time.
- the temperature treatment step can be done by e.g. rapid thermal annealing. This process forms silicide 9 in the regions where the metal is in contact with amorphous silicon in layer 4 or layer 11 .
- the metal atop of the reflective layer 6 does not form silicide.
- the metal which has not formed silicide can be removed by a selective etch, as mentioned in embodiment 1 .
- the metal which has not formed silicide may not need to be removed.
- the contacts are thickened by electroplating or electroless plating resulting in larger contacts 10 with lower electrical resistance.
- FIGS. 5 a - 5 e A fifth embodiment of the invention is illustrated in FIGS. 5 a - 5 e.
- the method starts with a substrate 2 with a passivating layer 3 deposited onto it.
- the passivating layer 3 comprises an amorphous silicon (a-Si:H) layer 4 .
- a patterned reflective layer 6 On top of the passivating layer 3 is applied a patterned reflective layer 6 , typically by ink-jetting leaving at least one opening 7 in the reflective layer 6 which is aligned with the at least one contact site 13 .
- the reflective layer 6 can be applied covering most of, or all of the passivating layer 3 , with subsequent removal of some of the reflective layer 6 to define at least one openings 7 . Both these methods are equivalent and is covered by the phrase ‘applying a reflective resin layer 6 with at least one opening 7 ’.
- a metal layer is applied non-selectively onto the whole structure 1 by means of evaporation or sputtering, as seen in FIG. 5 b.
- Suitable metals for evaporation and subsequent silicide formation include nickel, palladium, titanium, silver, gold, aluminium, copper, tungsten, vanadium, chromium, or any combination of these metals
- the structure 1 is subjected to the appropriate annealing step in order to facilitate the formation of silicide 9 where the metal layer 8 is in contact with the exposed silicon surface in the at least one opening 7 ( FIG. 5 c ).
- Silicide can be made at temperatures typically ranging from 175° C. to 550° C., more preferably 225° C. to 500° C., most preferably 275° C. to 450° C. for 5 to 60 seconds, depending on the metal used.
- This thermal treatment can comprise a temperature profile that varies linearly or non-linearly with time.
- the temperature treatment step can be done by e.g. rapid thermal annealing. This process forms silicide 9 in the regions where the metal is in contact with amorphous silicon in layer 4 , as seen in FIG. 5 c.
- the metal atop of the reflective layer 6 does not form silicide.
- the metal which has not formed silicide can be removed by a selective etch, as mentioned in embodiment 1 and seen in FIG. 5 d.
- the metal which has not formed silicide need not be removed.
- the contacts are thickened by electroplating or electroless plating resulting in larger contacts 10 with lower electrical resistance, as seen in FIG. 5 e.
Landscapes
- Engineering & Computer Science (AREA)
- Life Sciences & Earth Sciences (AREA)
- Sustainable Development (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Sustainable Energy (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Manufacturing & Machinery (AREA)
- Photovoltaic Devices (AREA)
Abstract
Method for providing at least one contact on a back surface of a solar cell comprising a silicon substrate comprising depositing a passivating layer onto the silicon substrate and thereafter providing at least one contact site and further providing a patterned exposed silicon surface. Then depositing a metal layer and annealing the structure to form metal silicide. Thereafter the process involves optionally removing excess metal and finally applying metal onto the silicide to form at least one contact. A solar cell comprising a back surface, the back surface comprising a contact, produced by the above mentioned method. A contact for back surface of a solar cell comprising a silicon substrate, an amorphous silicon layer deposited onto the silicon substrate, a reflective layer with at least one opening deposited onto the amorphous silicon layer, in the at least one opening there resides silicide, with additional metal covering the silicide.
Description
- The present invention relates to a method of producing a contact for a back surface of a silicon solar cell. The present invention also relates to a contact produced by this method and a solar cell comprising the contact.
- Cutting the cost per energy unit produced is a prime objective of the solar cell industry. There are three ways of reaching this objective. One is to reduce the cost of production, the other is increase the efficiency of the product and the third is to do both actions simultaneously.
- One way to increase efficiency of the solar cell is to enable it to capture more light. In a standard multi-crystalline silicon solar cell, the entire back of the solar cell is typically covered with metal, usually aluminum. One drawback of this configuration is the relatively poor passivating properties of the aluminum at the aluminum/silicon interface, which leads to excessive charge carrier recombination and thus lower current collection efficiencies.
- Creating localized back contacts can avoid the abovementioned drawback of implementing a complete metalized back surface of a solar cell. It allows the areas in between the contacts to be covered with passivating layers and thus increases the current collecting efficiency.
- Additionally, localized back contacts also allow for the fabrication of back contacted solar cells, which avoid the shading from the front side metal contacts. Back side contacting requires separation of the p-Si contact and the n-Si contact.
- For all purposes mentioned above, the creation of localized contacts require patterning, and most known back-contact cells designs are expensive to manufacture because of the necessity to apply and remove expensive masks or use expensive metal separation techniques.
- The present invention seeks to tackle the abovementioned challenges by providing a structured silicon surface where all non-silicon surfaces may become contact separation areas while the silicon surfaces will become the basis of the metal conductors.
- Patent application WO 2008/039078 A2 describes a cost efficient method of a back contact silicon solar cell. In the method, an aluminum back contact is applied on the whole back surface and later the contacts are separated by appropriate method. Patent application WO2006/110048 A1 describes a method for employing a passivation layer structure consisting of amorphous silicon of silicon carbon bottom layer and an amorphous silicon nitride top layer.
- According to the invention there is provided a method for producing a contact for a silicon solar cell, where the method comprises applying either a silicon substrate with doped regions of alternating p-type and n-type conductivity or a silicon substrate with p-type or n-type conductivity. The method comprises the following steps:
-
- a) depositing a passivating layer onto the silicon substrate
- b) providing at least one contact site
- c) providing a patterned exposed silicon surface
- d) non-selectively depositing a metal layer
- e) annealing the structure to form metal silicide
- f) optionally removing excess metal after step e)
- g) applying metal onto the silicide to form at least one contact
- According to the invention there is provided a contact for a back surface of a solar cell comprising a silicon substrate onto which a passivating layer is applied and partly removed in areas where a contact shall be formed. Furthermore, the contact comprises silicide regions onto or into the silicon substrate.
- The main objective of the invention is to provide a cost efficient method for processing the back surface of a solar cell in such a way that at least one contact is created.
- The objective of the invention may be achieved by the features as set forth in the description below and in the appended claims and attached figures.
- The present invention relates to a method of producing a back contact on the back surface of a silicon solar cell by use of low temperature silicide formation and possible contact separation done by a wet chemical etching step.
- The method of the invention may employ a back contact on the back side of a solar cell that also has a front side contact or it can employ a solar cell that is produced in such a way that it has all the contact sites on the back side.
- The invention may employ any silicon wafer or thin film acting as the absorber material. The absorber material will hereby be referred to as “substrate”. The substrates include wafers or thin layers or films of mono-, micro-, and multi-crystalline silicon and any known and conceivable configuration of the p and n doped regions. This includes, but is not limited to, configurations
-
- where the contact to n-type Si is situated on the front side and is contacted by another method while the contact to the p-type Si is situated on the back side of the solar cell and is to be produced by the method described in this invention, or
- where the contact to p-type Si is situated on the front side and is contacted by another method while the contact to the n-type Si is situated on the back side of the solar cell and is to be produced by the method described in this invention, or
- where both the contact to n-type Si and the contact to p-type Si are situated on the back of the solar cell and are to be produced by the method described in this invention.
- The term “front surface” denotes the surface of the solar cell that is exposed to direct sunlight. The term “back surface” is the opposite side to the front surface. The term “back contact” means an electrical contact to the solar cell that is situated on the back surface of the solar cell.
- The term “back-contacted solar cell” means that all contact sites reside on the back surface of the solar cell.
- The term “p-doped region” means a surface area of the substrate where a doping material resulting in an increased number of positive charge carriers is added into the silicon material within a certain distance below the surface forming a region of the substrate with a surface layer with p-type conductivity. The term “n-doped region” means a surface area of the substrate where a doping material resulting in increased number of negative charge carriers (mobile electrons) is added into the silicon material within a certain distance below the surface forming a region of the substrate with a surface layer with n-type conductivity.
- The term “front contacted solar cell” means a solar cell with contacts on the front surface and the back surface.
- The said doped regions can be made by any of the following processes or combination of the following processes:
-
- in-diffusion of dopant material from the surface of the substrate into the substrate within a certain distance below the substrate surface,
- deposition of appropriately doped amorphous silicon, microcrystalline silicon, nanocrystalline silicon or crystalline silicon. By “appropriately doped” it is meant that the dopant concentration can vary with thickness and have values from 0 cm−3 to 1×1021 cm−3.
- Implantation of dopant material by means bombardment by accelerated dopant species, followed by a heat treatment of appropriate temperatures in order to electrically activate the dopant species in the silicon material.
- The term “silicon material” denotes any silicon containing material that will form metal silicide with the deposited metal layer upon the appropriate thermal treatment. This comprises crystalline silicon, amorphous silicon, micro-crystalline silicon and nano-crystalline silicon. The silicon material may include 0-40 atomic percent hydrogen.
- The term “contact site” hereby means an area on the surface of the substrate where the solar cell is to be contacted. This said area can reside on an n-doped region, a p-doped region, n-type silicon material or p-type silicon material.
- The term “providing a contact site” denotes processing the structure in such a way that between the contact site and the metal layer to be deposited, there only resides silicon material on top of the contact site. The important point is that regardless of the prior steps, there should only reside silicon material at the contact site.
- The term “silicide” denotes a compound that has silicon together with more electropositive elements. These elements can typically be, for example nickel, palladium, titanium, silver, gold, aluminium, copper, tungsten, vanadium, chromium.
- The term “exposed silicon surface” denotes silicon material that is exposed to the ambient.
- The term “structure” denotes the device at any process step.
- Substrates for back-contacted solar cells should have at least one region of each type conductivity p and n on its back side, but typically there will be several doped regions with alternating conductivity in an interdigitated pattern.
- This invention provides a method for producing at least one back contact for a solar cell, regardless of front surface treatment prior to application of the method described in this document. The invention further relates to a back contact and a solar cell including the back contact.
- The figures are made in such a way that the front surface of the solar cell faces the bottom of the page and the back surface faces the top of the page. The drawings are schematic and are not to scale. In the figures the drawings show the contact sites as they would typically be in a back-contacted solar cell. The attached figures show embodiments of the invention.
- The invention will be described in detail below, with reference to the enclosed drawings which show embodiments of the invention where:
-
FIGS. 1 a-f show schematically a cross section of a first embodiment of the method of the invention -
FIGS. 2 a-d show schematically a cross section of a second embodiment of the method of the invention -
FIGS. 3 a-e show schematically a cross section of a third embodiment of the method of the invention -
FIGS. 4 a-g show schematically a cross section of a fourth embodiment of the method of the invention -
FIGS. 5 a-e show schematically a cross section of a fifth embodiment of the method of the invention - In more detail the invention relates to a method for producing at least one contact for a back surface of a silicon solar cell. The method comprises applying a
silicon substrate 2 with doped regions and then depositing apassivating layer 3 onto thesilicon substrate 2 as shown inFIG. 1 a. In this document apassivating layer 3 means a single passivating layer or a passivating stack of layers. - The
back contact structure 1 produced by the method in this invention comprises apassivating layer 3 deposited on asilicon substrate 2. Thepassivating layer 3 preferably comprises a hydrogenated amorphous silicon (a-Si:H)layer 4 and a hydrogenated amorphous silicon nitride (a-SiNx:H)layer 5. - After deposition of the
passivating layer 3, contact sites are provided by processing the structure in such a way that there only resides silicon material between the contact site and the metal to be deposited. Typically this comprises removing any non-silicon material, for example a-SiNx:H, located in the area(s) defines as contact sites(s). Typically, this step leads to a pattern ofopenings 7 where the contacts shall be formed. - The at least one
opening 7 is located where the at least one contact shall be created. After forming the at least one opening 7 ametal layer 8 is deposited onto thestructure 1 by a non-selective method. - A non-selective metal deposition method can comprise sputtering or evaporation and means that the metal deposits on all exposed surfaces. It is also possible to perform plating in a non-selective way.
- After deposition of the
metal layer 8 thestructure 1 is subjected to an annealing treatment (temperature treatment). Silicide can be made at temperatures typically ranging from 175° C. to 550° C., more preferably 225° C. to 500° C., most preferably 275° C. to 450° C. for 5 to 60 seconds, depending on the metal used. This thermal treatment can comprise a temperature profile that varies linearly or non-linearly with time. The temperature treatment step can be done by e.g. rapid thermal annealing. - The
metal layer 8 in theopenings 7 reacts with the silicon material creating asilicide region 9. The non-silicide metal is removed by a selective etch as explained forembodiment 1 of the invention. Thesilicide regions 9 are electroplated or electroless plated to reduce the electrical resistance of the contacts. The plated metal can for example be copper. - The invention also provides a solar cell comprising a back contact structure produced by the method according to the invention.
- The role of the
passivating layer 3 is to enhance the current collecting properties of the silicon structure by enhanced surface passivation. For some applications it is desirable to increase the back surface reflection while the passivating layers 3 do not solely serve as an optimal back reflector of light that has passed through thesilicon substrate 2. In this case, areflective layer 6 is placed on top of thepassivating layer 3 and serves to increase the back reflectance of photons back into the silicon structure thus increasing the current generating properties of thesilicon structure 1, as exemplified inembodiments - The figures show the method for making two contacts. However, it should be emphasized that the method comprises the production of one or more contacts.
- In a first embodiment of the invention a
passivating layer 3, comprising an amorphous silicon bottom layer and a silicon nitride top layer, is first deposited on thesilicon substrate 2. - Subsequently contact sites are provided by removing the
silicon nitride layer 5 in area A, creating at least oneopening 7 in thesilicon nitride layer 5 in areas above the at least one specifically dopedregion 13. In this process some or all of the underlyingamorphous silicon layer 4 may also be removed in the at least oneopening 7, as seen inFIG. 1 b. In this way a contact site has been provided. In addition a patterned exposed silicon surface has also simultaneously been provided. The said removal of theamorphous silicon layer 4 in the at least oneopening 7 may be done in the same step as the said removal of thesilicon nitride layer 5 in the at least oneopening 7, or in a separate step. Subsequently ametal layer 8 is deposited onto thepassivating layer 3 at least filling the at least oneopening 7, as seen inFIG. 1 c. By filling it is meant that all or most of the exposed silicon in theopening 7 is covered bymetal 8. Then thesilicon structure 1 is subjected to the appropriate annealing treatment (temperature treatment) such that ametal silicide 9 is formed in the areas where themetal 8 is in contact with silicon material, as seen inFIG. 1 d. Subsequently the contacts are separated by exposing the metal to a selective etch which removes themetal 8 which has not formedsilicide 9, as seen inFIG. 1 e. - The
passivating layer 3 can typically comprise a hydrogenated amorphous silicon (a-Si:H) layer or a hydrogenated amorphous silicon nitride (a-SiNx:H) layer. In other embodiments thepassivating layer 3 can comprise an a-Si:H layer 4 and an a-SiNx:H layer 5. In further embodiments thepassivating layer 3 comprises of (from the silicon substrate and up): an a-Si:H layer, an a-SiNx:H layer and an a-Si:H layer. The invention is not limited to these materials. - In a second embodiment of the method for producing a back contact, a patterned
reflective layer 6 is deposited onto thepassivating layer 3 with at least oneopening 7 defining where the contact shall be formed, as seen inFIG. 2 a. All or most of, thepassivating layer 3 exposed in theopenings 7 is removed as shown inFIG. 2 b, and explained in more detail below. The entiresilicon nitride layer 5 and the entireamorphous silicon layer 4 exposed to the ambient in the at least oneopening 7 in area A have to be removed. In this way a contact site has been created. In addition a patterned exposed silicon surface has also simultaneously been provided. The next step involves non-selective deposition of ametallic layer 8. Then thestructure 1 is annealed to formsilicide regions 9 on or below the surface of thesilicon structure 2 where the at least oneopening 7 is located. Subsequently the contacts are separated by exposing the metal to a selective etch which removes the metal which has not formedsilicide 9. This is shown inFIG. 2 c. Typically one can apply a highly conductive metal to thesilicide regions 9 to thicken thecontacts 10 in order to reduce electrical resistance. This is illustrated inFIG. 2 d. -
FIG. 3 a shows schematically a third embodiment of the method for producing at least one back contact where the a-SiNx:H layer 5 is removed according to the pattern defined by thereflective layer 6.FIG. 3 b shows the silicon structure with a metal layer applied in such a way that it covers thereflective layer 6 and fills theopenings 7 according to the patterns defined by thereflective layer 6.FIG. 3 c shows schematically the same silicon structure after an annealing step which has led to formation ofsilicide 9.FIG. 3 d shows the silicon structure after the removal ofmetal 8 which has not formed silicide.FIG. 3 e shows schematically the next step where metal has been applied to form contacts in connection with the silicide regions. -
FIG. 4 a shows schematically a fourth embodiment of the method for producing at least one back contact where thepassivating layer 3 comprises an a-Si:H layer 4, onto which there is deposited an a-SiNx:H layer 5, onto which there is deposited an a-Si:H layer 11.FIG. 4 b shows thesame silicon structure 1 after at least some of thepassivating layer 3 has been removed in anopening 7 to such an extent that the a-Si:H layer 11 and the a-SiNx:H layer 4 has been removed and that at least some of the a-Si:H layer 3 remains in theopening 7, as explained below In this way a contact site has been provided. This step can typically be done by laser ablation or ink jet etching.FIG. 4 c shows the same structure where a reflective layer has been applied onto the a-Si:H layer 11 covering least in some of the area where theopening 7 has not been made. In this way a patterned exposed silicon surface has been provided.FIG. 4 d shows thestructure 1 after a metal layer has been deposited at least filling theopening 7.FIG. 4 e shows thesame structure 1 after an annealing step has led tosilicide formation 9 in the regions where themetal layer 8 was in contact with a-Si:H.FIG. 4 f shows thesame structure 1 aftermetal 8 that had not formedsilicide 9 has been removed, typically by a selective etch. Then a metal is applied to thesilicide 9 to formcontacts 10. -
FIG. 5 a shows schematically a fifth embodiment of the method for producing at least one back contact where thepassivating layer 3 comprises an a-Si:H layer 3. Onto thepassivating layer 3 is deposited a patternedreflective layer 6 with at least oneopening 7 where the at least one contact shall be formed, thus providing a patterned exposed silicon surface. Onto the structure 1 ametal layer 8 is deposited (FIG. 5 b) with a subsequent temperature treatment resulting in themetal layer 8 reacting with the exposed silicon surface to form at least one silicide region 9 (FIG. 5 c). Subsequently thenon-reacted metal 8 is removed by a selective etch leaving the silicide region intact, as seen inFIG. 5 d. Lastly ametal 10 is deposited on the at least onesilicide region 9. - These embodiments refer to treatment of the back side of a solar cell only and assume that the front side is fully treated. The method of the invention is not restricted in any way to this assumption and will also cover situations where the front side is either treated after the back side treatment described in this invention or that the front side treatment steps are done simultaneously or in between the steps described in this invention.
- The embodiments refer to making more than one contact, but the method of the invention refers to making at least one contact.
- The first embodiment of the method of the invention has as a starting point a
silicon substrate 2 which typically has a back surface withdoped regions 13 and has received full front side treatment. The dopedregions 13 can be of the same type of conductivity or with alternating p-type and n-type conductivity. The dopedregions 13 can have the same or different doping concentration as the substrate. Thesilicon structure 1 can be produced either from a monocrystalline silicon wafer, a multicrystalline silicon wafer or a silicon based thin film. The back surface might be planar or textured, e.g. by wet chemistry or plasma treatment. - The back surface is first cleaned for example by exposure to a mixture of H2S04 and H202, a mixture of HCl, H202 and H20, or a mixture of NH40H, H202 and H20, followed by an oxide removal, e.g. in diluted HF.
- The passivating layer/
layers 3 are applied on the back surface of thesilicon substrate 2. Thepassivating layer 3 comprises a hydrogenated amorphous silicon (a-Si:H)layer 4 and a hydrogenated amorphous silicon nitride (a-SiNx:H)layer 5, as described in patent WO2006/110048 A1. The passivating layers can be applied using plasma enhanced chemical vapor deposition (PECVD) or other deposition techniques suitable for this purpose such as hot wire CVD (HWCVD), expanding thermal plasma (ETP), electron cyclotron resonance (ECR), sputtering or similar techniques. The structure to this point is illustrated inFIG. 1 a. - The role of the
passivating layer 3 is to enhance the charge carrier transportation properties at the surface and bulk of thesilicon substrate 2 and hence increase its current collecting capabilities. The thickness of the a-Si:H layer 4 is typically 5-200 nm, preferably 10-60 nm. The thickness of the a-SiNx:H is 10-150 nm, preferably 20-100 nm. - In the next step at least one
opening 7 is created in thepassivation layer 3 in such a way that it is aligned with the dopedregion 13 and thereby constitutes the area where the contact shall subsequently be formed. This is illustrated inFIG. 1 b. By “opening” it is meant the at least the a-SiNx:H layer 5 is removed while the a-Si:H layer 4 is either removed or at least partly intact.FIG. 1 b illustrates the method where at least parts of the a-Si:H layer 4 is left intact. - This procedure constitutes providing a contact site in the areas comprising said
openings 7. - The at least one
opening 7 in thepassivation layer 3 can be created by, but not limited to, the following techniques: -
- ink jet etching
- laser ablation
- applying a patterned etch resistant mask, etching (by wet chemistry or plasma etching) the
passivation layer 3 and subsequently removing the mask - screen print etching
- After the at least one
opening 7 has been formed ametal layer 8 is deposited non-selectively in such a way that metal at least fills the at least oneopening 7, as illustrated inFIG. 1 c. Themetal layer 8 can be applied by for example, but not limited to, evaporation or sputtering. - Suitable metals for evaporation and subsequent silicide formation include nickel, palladium, titanium, silver, gold, aluminium, copper, tungsten, vanadium, chromium, or any combination of these metals
- A relevant metal for back side silicide formation is nickel. During silicide formation, the monosilicide (NiSi) is preferable as this alloy has the lowest electrical resistance of the nickel silicides. Added to his, the process must be optimised for the minimum contact resistance between the silicon and the silicide.
- After the
metal layer 8 has been applied, thestructure 1 is subjected to the appropriate annealing step in order to facilitate the formation ofsilicide 9 where themetal layer 8 is in contact with silicon material (FIG. 1 d). The metal in the at least oneopening 7 reacts with the silicon material creating at least onesilicide region 9. Silicide can be made at temperatures typically ranging from 175° C. to 550° C., more preferably 225° C. to 500° C., most preferably 275° C. to 450° C. for 5 to 60 seconds, depending on the metal used. This thermal treatment can comprise a temperature profile that varies linearly or non-linearly with time. The temperature treatment step can be done by e.g. rapid thermal annealing. - It can be beneficial to anneal the passivating layers 4 and 5 prior to the application of the
metal layer 8 due to the possible mismatch between the temperatures and times needed for thepassivation layer 3 optimization and thesilicide 9 formation anneal steps. - If the method of the invention is implemented on the back side of a front contacted solar cell, the contact separation may not be necessary.
- If the method of the invention, however, is applied to the back side of a back-contacted cell, one would typically have more than one contact and thus these contacts need to be separated, as illustrated in
FIG. 1 e. A relevant method to remove themetal 8 which has not reacted to formsilicide 9 is by selective etching, employing an etching solution which etches thesilicide 9 much slower than themetal 8. This can be done by exposure to, for example, HNO3 or a mixture of HNO3 and HCl. - Alternatively, the contacts can be separated by laser ablation, screen print etching or inkjet etching.
- Subsequently, the contacts are thickened by electroplating or electroless plating resulting in
larger contacts 10 with lower electrical resistance. - The second embodiment of the method of the invention has as a starting point a
silicon substrate 2 which typically has a back surface with doped regions with alternating p-type and n-type conductivity and has received full front side treatment. The silicon structure can be produced either from a monocrystalline silicon wafer, a multicrystalline silicon wafer or a silicon based thin film. The back surface might be planar or textured, e.g. by wet chemistry or plasma treatment. - The back surface is first cleaned for example by exposure to a mixture of H2S04 and H202, a mixture of HCl, H202 and H20, or a mixture of NH40H, H202 and H20, followed by an oxide removal, e.g. in diluted HF.
- The passivating layer/
layers 3 are applied on the back surface of thesilicon substrate 2. Thepassivating layer 3 comprises a hydrogenated amorphous silicon (a-Si:H)layer 4 and a hydrogenated amorphous silicon nitride a-SiNx:H layer 5, as described in patent WO2006/110048 A1. The passivating layers can be applied using plasma enhanced chemical vapor deposition (PECVD) or other deposition techniques suitable for this purpose such as hot wire CVD (HWCVD), expanding thermal plasma (ETP), electron cyclotron resonance (ECR), sputtering or similar techniques. - The role of the
passivating layer 3 is to enhance the charge carrier transportation properties at the surface and bulk of thesilicon substrate 2 and hence increase its current collecting capabilities. The thickness of the a-Si:H layer 4 is typically 5-200 nm, preferably 10-60 nm. The thickness of the a-SiNx:H is 10-150 nm, preferably 20-100 nm. The thicknesses of the layers can be individually adjusted to optimize for back reflection while maintaining the passivation properties. - On top of the
passivating layer 3 is applied a patternedreflective layer 6, typically by ink-jetting leaving at least oneopening 7 in thereflective layer 6 which is aligned with the at least onecontact site 13. This can be seen inFIG. 2 a. Alternatively, thereflective layer 6 can be applied covering most of, or all of thepassivating layer 3, with subsequent removal of some of thereflective layer 6 to define at least oneopenings 7. Both these methods are equivalent and is covered by the phrase ‘applying areflective resin layer 6 with at least one opening 7’. - The
reflective layer 6 material can comprise a resin that in turn comprises reflection enhancing additives. The purpose of the reflective layer in this embodiment is: -
- to define the pattern of
openings 7 of the passivation layer, - to serve as a protective mask for the passivating layers under the subsequent etching step,
- to ensure enhanced back reflection of photons that have not been absorbed in the
silicon substrate 2.
- to define the pattern of
- The
openings 7 in thereflective layer 6 define the pattern for which thepassivating layer 3 will be opened towards thesilicon substrate 2. Thepassivating layer 3 is etched in an appropriate solution which removes, all or most of thepassivating layer 3, i.e. the a-SiNx:H layer 5 and the a-S:H layer 4, as seen inFIG. 2 b. - The appropriate solution can be, but not limited to, a solution of diluted, concentrated or buffered HF, or solution of diluted or concentrated KOH, or solution of diluted or concentrated NaOH, or a mixture comprising HF, HN03, and CH3COOH, or a combination thereof. The choice of method for obtaining the openings is not important. An important feature is that the
passivation layer 3 must be locally removed to expose the underlying silicon material. In this way a contact site is provided. - After opening the
passivating layer 3 in a pattern defined by thereflective layer 6, ametal layer 8 is applied by appropriate method on top of thereflective layer 6 filling theopenings 7 in thepassivating layer 3 to an extent that themetal layer 8 is in contact with thesilicon substrate 2. - This method can constitute metal evaporation, sputtering or electroless plating, which will result in a full coverage on the back side of the
silicon structure 2, i.e. a non-selective deposition of themetal layer 8. Suitable metals for evaporation and subsequent silicide formation include nickel, palladium, titanium, silver, gold, aluminium, copper, tungsten, vanadium, chromium, or any combination of these metals - A relevant metal for back side silicide formation is nickel. During silicide formation, the monosilicide (NiSi) is preferable as this alloy has the lowest electrical resistance of the nickel silicides. Added to his, the process must be optimised for the minimum contact resistance between the silicon and the silicide. Silicide can be made at temperatures typically ranging from 175° C. to 550° C., more preferably 225° C. to 500° C., most preferably 275° C. to 450° C. for 5 to 60 seconds, depending on the metal used. This thermal treatment can comprise a temperature profile that varies linearly or non-linearly with time. The temperature treatment step can be done by e.g. rapid thermal annealing.
- After the
metal layer 8 has been applied, thestructure 1 is subjected to the appropriate annealing step in order to facilitate the formation ofsilicide 9 where themetal layer 8 is in contact with the exposed silicon surface in the at least oneopening 7. Silicide can be made at temperatures typically ranging from 175° C. to 550° C., more preferably 225° C. to 500° C., most preferably 275° C. to 450° C. for 5 to 60 seconds, depending on the metal used. This thermal treatment can comprise a temperature profile that varies linearly or non-linearly with time. The temperature treatment step can be done by e.g. rapid thermal annealing. - It can be beneficial to anneal the passivating layers 4 and 5 prior to the application of the reflective layer due to the possible mismatch between the temperatures and times needed for the
passivation layer 3 optimization and thesilicide 9 formation anneal steps. - The metal which has not formed silicide can be removed by a selective etch, as described in
embodiment 1 and seen inFIG. 2 c. - Subsequently, the contacts will be thickened by electroplating or electroless plating (
FIG. 2 d) resulting inlarger contacts 10 with lower electrical resistance. - A third embodiment of the method according to the invention is shown in
FIGS. 3 a to 3 e. - The first steps are identical to the first steps in the second embodiment. The method starts with a
silicon substrate 2 which typically has a back side with doped regions with alternating p-type and n-type conductivity and has received full front side treatment. The silicon structure can be produced either from a monocrystalline silicon wafer, a multicrystalline silicon wafers or a silicon based thin film. The back surface might be planar or textured, either by wet chemistry or plasma treatment. The backside is typically cleaned in the same way as in the first embodiment. - Onto the
silicon substrate 2, the passivating stack oflayers 3 is applied. The passivating stack oflayer 3 comprises a hydrogenated amorphous silicon (a-Si:H)layer 4, and on top of this a hydrogenated amorphous silicon nitride layer (a-SiNx:H) 5.Layers - The role of the passivating layers 4,5 is to enhance the charge carrier transportation properties at the surface and bulk of the
silicon substrate 2 and hence increase its current collecting capabilities. The thickness of the a-Si:H layer 4 is typically 5-200 nm, preferably 10-60 nm. The thickness of the a-SiNc:H is 10-150 nm, preferably 20-100 nm. The thicknesses of the layers are individually adjusted to optimize for back reflection while maintaining the passivation properties - In the next step there is applied a patterned
reflective layer 6 ontolayer 5, in the same way as in the first embodiment. Thereflective layer 6 is typically deposited by ink-jetting leaving at least oneopening 7 in thereflective layer 6 which is aligned with thecontact site 13. Alternatively, thereflective layer 6 can be applied covering most of, or all of thepassivating layer 5, with subsequent removal of some of thereflective layer 6 to define a pattern withopenings 7. These methods are equivalent and are covered by the phrase “applying areflective resin layer 6 with at least oneopening 7 defined by a pattern”. - The reflective layer material can comprise a resin that in turn comprises reflection enhancing additives. The purpose of applying the reflective resin is:
-
- to define the pattern of
openings 7 of the passivation layer, - to serve as a protective mask for the passivating layers under the subsequent etching step, and
- to ensure enhanced back reflection of photons that have not been absorbed in the
silicon substrate 2.
- to define the pattern of
- The
openings 7 in thereflective layer 6 define the pattern for which thepassivating layer 5 will be exposed. -
FIG. 3 a shows the next step where the part of the a-SiNx:H layer 5 not being covered by thereflective layer 6, has been removed, leaving the a-Si:H layer 4 at least partially intact. This is typically done by exposure to diluted HF solution. -
FIG. 3 b shows the next step wheremetal layer 8 has been applied non-selectively on top of thereflective layer 6 and the deposited metal is in contact with the a-Si:H layer 4 through theopenings 7 defined by thereflective resin layer 6. - The application of the metal is performed in the same way as for the first embodiment. Suitable metals are also identical to the suitable metals in the first embodiment.
- After the
metal layer 8 has been applied, thestructure 1 is subjected to the appropriate annealing step in order to facilitate the formation ofsilicide 9 where themetal layer 8 is in contact with the exposed silicon surface in the at least one opening 7 (FIG. 3 c). Silicide can be made at temperatures typically ranging from 175° C. to 550° C., more preferably 225° C. to 500° C., most preferably 275° C. to 450° C. for 5 to 60 seconds, depending on the metal used. This thermal treatment can comprise a temperature profile that varies linearly or non-linearly with time. The temperature treatment step can be done by e.g. rapid thermal annealing. - The silicide formation in this embodiment can typically be done at a lower temperature than for the second embodiment due to the higher temperature required for silicide formation in crystalline silicon. This results in a silicide formation that stops predominantly at the a-Si:H/
silicon substrate 2 interface. This is shown inFIG. 3 c. - It can be beneficial to anneal the passivating layers 4 and 5 prior to the application of the reflective resin layer due to the possible mismatch between the temperatures and times needed for the
passivation layer 3 optimization and thesilicide 9 formation anneal steps. - If the method of the invention is implemented on the back side of a front side contacted solar cell where contact separation may not be necessary, there may be no further process steps.
- If the method of the invention, however, is applied to the back side of a back side contacted cell, one would typically have more than one contact and thus these contacts need to be separated, as illustrated in
FIG. 3 e. A relevant method is to remove themetal 8 which has not reacted to formsilicide 9 by selective etching where only theresidual metal 8 is removed. This can be done by exposure to, for example, HNO3 or a mixture of HNO3 and HCl. - Alternatively, the contacts can be separated by laser ablation, screen print etching or inkjet etching.
- Subsequently, the contacts are thickened by electroplating or electroless plating (
FIG. 30 resulting inlarger contacts 10 with lower electrical resistance. - A fourth embodiment of the method according to the invention is shown in
FIGS. 4 a to 4 f. - The method starts with a
substrate 2 with apassivating layer 3 deposited onto it. In this embodiment of the invention thepassivating layer 3 comprises a bottomamorphous silicon layer 4, onto which an amorphoussilicon nitride layer 4 is deposited, onto which an amorphous silicon layer 11 is deposited. This passivating stack is shown inFIG. 4 a. - The passivating layers can be applied by techniques mentioned in the first embodiment of the invention.
- Then, at least the top amorphous silicon layer 11 and the amorphous
silicon nitride layer 5 are removed leavingopenings 7 where at least some of theamorphous silicon layer 4 is intact. This removal step is shown inFIG. 4 b and illustrates that the at least oneopening 7 is aligned with the at least onecontact site 13. SeeFIG. 4 b. - The removal step can comprise utilizing ink jet etching, screen print etching, laser ablation, applying a photolithographic mask with subsequent etching and mask removal or other appropriate technique.
- On top of the remaining
passivating layer 3 is applied areflective layer 6 in areas where subsequent silicide formation is not wanted. This is illustrated inFIG. 4 c. - The order at which the two last steps are done is not important. It is also possible to cover all of the
passivating layer 3 completely with areflective layer 6, and in the next step, the reflective layer, the top a-Si:H layer and the a-SiN:H layer is removed for creation of theopening 7. Removal of the above mentioned material layers can be done by e.g. laser ablation. - The next step is shown in
FIG. 4 d where ametal layer 8 is applied non-selectively, filling at least the areas that are not covered withreflective resin layer 6. The metal layer can be applied by evaporation, sputtering or other appropriate technique. - Suitable metals for evaporation and subsequent silicide formation include nickel, palladium, titanium, silver, gold, aluminium, copper, tungsten, vanadium, chromium, or any combination of these metals
- The invention is not restricted to these choices of metals, it may apply using any material that forms a highly conductive silicide or silicon alloy on both p- and n-type silicon.
- After the
metal layer 8 has been applied, thestructure 1 is subjected to the appropriate annealing step in order to facilitate the formation ofsilicide 9 where themetal layer 8 is in contact with the exposed silicon surface in the at least one opening 7 (FIG. 4 e). Silicide can be made at temperatures typically ranging from 175° C. to 550° C., more preferably 225° C. to 500° C., most preferably 275° C. to 450° C. for 5 to 60 seconds, depending on the metal used. This thermal treatment can comprise a temperature profile that varies linearly or non-linearly with time. The temperature treatment step can be done by e.g. rapid thermal annealing. This process formssilicide 9 in the regions where the metal is in contact with amorphous silicon inlayer 4 or layer 11. - Hence, the metal atop of the
reflective layer 6 does not form silicide. - In the case where the contacts that are formed need to be separated, such as in a back contacted solar cell, the metal which has not formed silicide can be removed by a selective etch, as mentioned in
embodiment 1. - For application as a back contact on a two side contacted solar cell where the cell is also contacted on the front side of the cell, the metal which has not formed silicide may not need to be removed.
- Subsequently, the contacts are thickened by electroplating or electroless plating resulting in
larger contacts 10 with lower electrical resistance. - A fifth embodiment of the invention is illustrated in
FIGS. 5 a-5 e. - The method starts with a
substrate 2 with apassivating layer 3 deposited onto it. In this embodiment of the invention thepassivating layer 3 comprises an amorphous silicon (a-Si:H)layer 4. - On top of the
passivating layer 3 is applied a patternedreflective layer 6, typically by ink-jetting leaving at least oneopening 7 in thereflective layer 6 which is aligned with the at least onecontact site 13. This can be seen inFIG. 5 a. Alternatively, thereflective layer 6 can be applied covering most of, or all of thepassivating layer 3, with subsequent removal of some of thereflective layer 6 to define at least oneopenings 7. Both these methods are equivalent and is covered by the phrase ‘applying areflective resin layer 6 with at least one opening 7’. - After this step a metal layer is applied non-selectively onto the
whole structure 1 by means of evaporation or sputtering, as seen inFIG. 5 b. - Suitable metals for evaporation and subsequent silicide formation include nickel, palladium, titanium, silver, gold, aluminium, copper, tungsten, vanadium, chromium, or any combination of these metals
- After the
metal layer 8 has been applied, thestructure 1 is subjected to the appropriate annealing step in order to facilitate the formation ofsilicide 9 where themetal layer 8 is in contact with the exposed silicon surface in the at least one opening 7 (FIG. 5 c). Silicide can be made at temperatures typically ranging from 175° C. to 550° C., more preferably 225° C. to 500° C., most preferably 275° C. to 450° C. for 5 to 60 seconds, depending on the metal used. This thermal treatment can comprise a temperature profile that varies linearly or non-linearly with time. The temperature treatment step can be done by e.g. rapid thermal annealing. This process formssilicide 9 in the regions where the metal is in contact with amorphous silicon inlayer 4, as seen inFIG. 5 c. - Hence, the metal atop of the
reflective layer 6 does not form silicide. - In the case where the contacts that are formed need to be separated, such as in a back contacted solar cell, the metal which has not formed silicide can be removed by a selective etch, as mentioned in
embodiment 1 and seen inFIG. 5 d. - For application as a back contact on a two side contacted solar cell where the cell is also contacted on the front side of the cell, the metal which has not formed silicide need not be removed.
- Subsequently, the contacts are thickened by electroplating or electroless plating resulting in
larger contacts 10 with lower electrical resistance, as seen inFIG. 5 e.
Claims (21)
1.-30. (canceled)
31. Method for providing a structure with at least one contact on a back surface of a solar cell comprising a silicon substrate, at least one doped region, where the method comprises the following steps:
a) depositing a passivating layer comprising an a-Si:H layer onto the back surface of the silicon substrate,
b) providing at least one contact site,
c) providing a patterned exposed silicon surface,
d) non-selectively depositing a metal layer,
e) annealing the structure to form metal silicide, and
f) applying metal onto the silicide to form at least one contact.
32. Method according to claim 31 ,
wherein
step b) and c) can be done simultaneously.
33. Method according to claim 31 ,
wherein
step c) can be performed before step b).
34. Method according to claim 31 ,
wherein step b) further comprises
depositing a reflective layer with at least one opening and subsequently providing the contact site in the at least one opening.
35. Method according to claim 31 ,
wherein step c) further comprises depositing a reflective layer onto the passivating layer.
36. Method according to claim 31 ,
wherein step e) is followed by removing excess metal.
37. Method according to claim 31 ,
wherein step a) comprises
depositing an a-SiNx:H layer on top of the a-Si:H layer.
38. Method according to claim 31 ,
wherein step a) comprises
depositing an a-SiNx:H layer on top of the a-Si:H layer and then depositing an a-Si:H layer on top of the a-SiNx:H layer.
39. Method according to claim 34 ,
wherein the reflective layer is a reflective resin layer.
40. Method according to claim 34 ,
wherein the reflective layer is a reflection enhanced polymer or a reflection enhanced epoxy.
41. Method according to claim 34 ,
wherein the reflective layer is deposited by inkjet or spraying.
42. Method according to claim 31 ,
wherein the metal in the metal layer in step d) is nickel.
43. Method according to claim 31 ,
wherein the application of metal in step d) is performed by evaporation or sputtering.
44. Method according to claim 31 ,
wherein the application of metal in step f) is performed by electro plating or eletroless plating.
45. A contact for a back surface of a solar cell comprising a silicon substrate, an amorphous silicon layer deposited onto the silicon substrate, a reflective layer with at least one opening deposited onto the amorphous silicon layer, in the at least one opening there resides silicide, with additional metal covering the silicide.
46. A solar cell comprising a back surface, the back surface comprising a contact, wherein at the contact is provided on the back surface of the solar cell by a method according to claim 31 .
47. A solar cell comprising a back surface, the back surface comprising a contact according to claim 45 .
48. Method according to claim 32 ,
wherein step e) is followed by removing excess metal.
49. Method according to claim 33 ,
wherein step e) is followed by removing excess metal.
50. Method according to claim 34 ,
wherein step e) is followed by removing excess metal.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/146,741 US20120085403A1 (en) | 2009-01-30 | 2010-01-27 | Method for producing a contact, a contact and solar cell comprising a contact |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14841509P | 2009-01-30 | 2009-01-30 | |
GB0901604.9 | 2009-01-30 | ||
GB0901604A GB2467360A (en) | 2009-01-30 | 2009-01-30 | Contact for a solar cell |
PCT/NO2010/000031 WO2010087718A1 (en) | 2009-01-30 | 2010-01-27 | Method for producing a contact, a contact and solar cell comprising a contact |
US13/146,741 US20120085403A1 (en) | 2009-01-30 | 2010-01-27 | Method for producing a contact, a contact and solar cell comprising a contact |
Publications (1)
Publication Number | Publication Date |
---|---|
US20120085403A1 true US20120085403A1 (en) | 2012-04-12 |
Family
ID=40469385
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/146,741 Abandoned US20120085403A1 (en) | 2009-01-30 | 2010-01-27 | Method for producing a contact, a contact and solar cell comprising a contact |
Country Status (7)
Country | Link |
---|---|
US (1) | US20120085403A1 (en) |
JP (1) | JP2012516567A (en) |
CN (1) | CN102356466A (en) |
DE (1) | DE112010000755T5 (en) |
GB (1) | GB2467360A (en) |
TW (1) | TW201037846A (en) |
WO (1) | WO2010087718A1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110186118A1 (en) * | 2010-02-01 | 2011-08-04 | Sang-Ho Kim | Method of doping impurities, method of manufacturing a solar cell using the method and solar cell manufactured by using the method |
US20140051202A1 (en) * | 2012-08-20 | 2014-02-20 | Wei-Lin Chen | Method of fabricating solar cell |
US20140158187A1 (en) * | 2012-12-06 | 2014-06-12 | International Business Machines Corporation | Selective emitter photovoltaic device |
US20140360571A1 (en) * | 2013-06-05 | 2014-12-11 | Lg Electronics Inc | Solar cell and manufacturing method thereof |
US10011920B2 (en) | 2011-02-23 | 2018-07-03 | International Business Machines Corporation | Low-temperature selective epitaxial growth of silicon for device integration |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012023343A (en) * | 2010-06-18 | 2012-02-02 | Semiconductor Energy Lab Co Ltd | Photoelectric conversion device and method of producing the same |
WO2012053079A1 (en) * | 2010-10-20 | 2012-04-26 | 三菱電機株式会社 | Photovoltaic device and method for manufacturing same |
TWI464784B (en) * | 2011-10-28 | 2014-12-11 | Iner Aec Executive Yuan | A method for fabricating microcrystalline silicon films |
US9293635B2 (en) | 2012-03-19 | 2016-03-22 | Rec Solar Pte. Ltd. | Back junction back contact solar cell module and method of manufacturing the same |
CN102738307A (en) * | 2012-07-11 | 2012-10-17 | 辽宁朝阳光伏科技有限公司 | Method for manufacturing spectrum scattering resonance modulation high-efficiency crystalline silicon solar cell |
KR20140011462A (en) * | 2012-07-18 | 2014-01-28 | 엘지전자 주식회사 | Solar cell and method for manufacturing the same |
CN103633157B (en) | 2012-08-24 | 2016-03-09 | 财团法人工业技术研究院 | Solar cell and solar cell module |
NL2009754C2 (en) | 2012-11-05 | 2014-05-08 | M4Si B V | Protective cover for a copper containing conductor. |
CN104241402A (en) * | 2013-06-20 | 2014-12-24 | 晶科能源有限公司 | Solar cell antireflection film and manufacturing method thereof |
US9911874B2 (en) * | 2014-05-30 | 2018-03-06 | Sunpower Corporation | Alignment free solar cell metallization |
TWI573284B (en) * | 2015-03-26 | 2017-03-01 | 茂迪股份有限公司 | Solar cell, module comprising the same, and method of manufacturing the same |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3664874A (en) * | 1969-12-31 | 1972-05-23 | Nasa | Tungsten contacts on silicon substrates |
US4278704A (en) * | 1980-01-30 | 1981-07-14 | Rca Corporation | Method for forming an electrical contact to a solar cell |
US4751191A (en) * | 1987-07-08 | 1988-06-14 | Mobil Solar Energy Corporation | Method of fabricating solar cells with silicon nitride coating |
KR100366351B1 (en) * | 2001-01-02 | 2002-12-31 | 삼성에스디아이 주식회사 | Fabrication method of back side electrode part of solar cell |
KR100852700B1 (en) * | 2002-04-03 | 2008-08-19 | 삼성에스디아이 주식회사 | High efficient solar cell and fabrication method thereof |
JP2004266023A (en) * | 2003-02-28 | 2004-09-24 | Sharp Corp | Solar battery and method of manufacturing the same |
US20060060238A1 (en) * | 2004-02-05 | 2006-03-23 | Advent Solar, Inc. | Process and fabrication methods for emitter wrap through back contact solar cells |
EP1872413A1 (en) | 2005-04-14 | 2008-01-02 | Renewable Energy Corporation ASA | Surface passivation of silicon based wafers |
CN101305454B (en) * | 2005-11-07 | 2010-05-19 | 应用材料股份有限公司 | Method for forming photovoltaic contact and wiring |
US20070169806A1 (en) * | 2006-01-20 | 2007-07-26 | Palo Alto Research Center Incorporated | Solar cell production using non-contact patterning and direct-write metallization |
US8575474B2 (en) * | 2006-03-20 | 2013-11-05 | Heracus Precious Metals North America Conshohocken LLC | Solar cell contacts containing aluminum and at least one of boron, titanium, nickel, tin, silver, gallium, zinc, indium and copper |
US20070277874A1 (en) * | 2006-05-31 | 2007-12-06 | David Francis Dawson-Elli | Thin film photovoltaic structure |
GB2442254A (en) | 2006-09-29 | 2008-04-02 | Renewable Energy Corp Asa | Back contacted solar cell |
JP5166745B2 (en) * | 2007-03-07 | 2013-03-21 | 信越化学工業株式会社 | Method for producing single crystal silicon solar cell |
DE602008003218D1 (en) * | 2007-05-07 | 2010-12-09 | Georgia Tech Res Inst | PREPARATION OF A HIGH QUALITY BACK CONTACT WITH LOCAL REVERSE SCREEN SURFACE |
US8163330B2 (en) * | 2007-10-24 | 2012-04-24 | Applied Materials, Inc. | Molten metal spraying for metallization application in solar cells |
EP2220687A1 (en) * | 2007-11-19 | 2010-08-25 | Applied Materials, Inc. | Solar cell contact formation process using a patterned etchant material |
US20090159111A1 (en) * | 2007-12-21 | 2009-06-25 | The Woodside Group Pte. Ltd | Photovoltaic device having a textured metal silicide layer |
-
2009
- 2009-01-30 GB GB0901604A patent/GB2467360A/en not_active Withdrawn
-
2010
- 2010-01-27 US US13/146,741 patent/US20120085403A1/en not_active Abandoned
- 2010-01-27 CN CN2010800063176A patent/CN102356466A/en active Pending
- 2010-01-27 DE DE112010000755T patent/DE112010000755T5/en not_active Withdrawn
- 2010-01-27 JP JP2011547845A patent/JP2012516567A/en active Pending
- 2010-01-27 WO PCT/NO2010/000031 patent/WO2010087718A1/en active Application Filing
- 2010-02-01 TW TW099102856A patent/TW201037846A/en unknown
Non-Patent Citations (2)
Title |
---|
Machine translation of JP 2004-266023 * |
Machine translation of KR 2003-0079265 * |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110186118A1 (en) * | 2010-02-01 | 2011-08-04 | Sang-Ho Kim | Method of doping impurities, method of manufacturing a solar cell using the method and solar cell manufactured by using the method |
US10011920B2 (en) | 2011-02-23 | 2018-07-03 | International Business Machines Corporation | Low-temperature selective epitaxial growth of silicon for device integration |
US20140051202A1 (en) * | 2012-08-20 | 2014-02-20 | Wei-Lin Chen | Method of fabricating solar cell |
US8852990B2 (en) * | 2012-08-20 | 2014-10-07 | United Microelectronics Corp. | Method of fabricating solar cell |
US20140158187A1 (en) * | 2012-12-06 | 2014-06-12 | International Business Machines Corporation | Selective emitter photovoltaic device |
US8912529B2 (en) * | 2012-12-06 | 2014-12-16 | International Business Machines Corporation | Selective emitter photovoltaic device |
US20140360571A1 (en) * | 2013-06-05 | 2014-12-11 | Lg Electronics Inc | Solar cell and manufacturing method thereof |
US10658529B2 (en) * | 2013-06-05 | 2020-05-19 | Lg Electronics Inc. | Solar cell and manufacturing method thereof |
Also Published As
Publication number | Publication date |
---|---|
WO2010087718A1 (en) | 2010-08-05 |
TW201037846A (en) | 2010-10-16 |
GB2467360A (en) | 2010-08-04 |
DE112010000755T5 (en) | 2012-06-21 |
JP2012516567A (en) | 2012-07-19 |
GB0901604D0 (en) | 2009-03-11 |
CN102356466A (en) | 2012-02-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20120085403A1 (en) | Method for producing a contact, a contact and solar cell comprising a contact | |
US20120024368A1 (en) | Back contacting and interconnection of two solar cells | |
US20210280726A1 (en) | Spacer formation in a solar cell using oxygen ion implantation | |
US10224441B2 (en) | Solar cell and method of manufacturing the same | |
EP3084840B1 (en) | Solar cell emitter region fabrication with differentiated p-type and n-type region architectures | |
EP2428997B1 (en) | Solar cell with electroplated metal grid | |
US20090223549A1 (en) | solar cell and fabrication method using crystalline silicon based on lower grade feedstock materials | |
US20100032011A1 (en) | Back contacted solar cell | |
US20100071765A1 (en) | Method for fabricating a solar cell using a direct-pattern pin-hole-free masking layer | |
US20140360567A1 (en) | Back contact solar cells using aluminum-based alloy metallization | |
JP2004266023A (en) | Solar battery and method of manufacturing the same | |
JP2006523025A (en) | Metal contact structure for solar cell and manufacturing method | |
KR20220138057A (en) | Metallization of solar cells | |
WO2009052511A2 (en) | Mono-silicon solar cells | |
JP2011503910A (en) | Solar cell contact formation process using patterned etchant | |
KR20190073594A (en) | Hybrid polysilicon heterojunction back contact cell | |
EP2408021A1 (en) | Process for producing solar battery, and solar battery | |
EP2811539B1 (en) | Solar cell with multilayered structure and manufacturing method thereof | |
JP5623131B2 (en) | SOLAR CELL DEVICE, ITS MANUFACTURING METHOD, AND SOLAR CELL MODULE | |
US8946844B2 (en) | Integration of a titania layer in an anti-reflective coating | |
WO2019163786A1 (en) | Method for producing solar cell | |
EP3485518A1 (en) | A method for manufacturing a photovoltaic device | |
EP4315429A1 (en) | Photovoltaic device with passivated contact and corresponding method of manufacture | |
CN117712219A (en) | Solar cell and preparation method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: RENEWABLE ENERGY CORPORATION ASA, NORWAY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SAUAR, ERIK;BENTZEN, ANDREAS;LUNDAHL, KARL IVAR;SIGNING DATES FROM 20111028 TO 20111215;REEL/FRAME:027400/0261 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |