US20110281398A1 - Thin quad flat package with no leads (qfn) fabrication methods - Google Patents
Thin quad flat package with no leads (qfn) fabrication methods Download PDFInfo
- Publication number
- US20110281398A1 US20110281398A1 US13/188,367 US201113188367A US2011281398A1 US 20110281398 A1 US20110281398 A1 US 20110281398A1 US 201113188367 A US201113188367 A US 201113188367A US 2011281398 A1 US2011281398 A1 US 2011281398A1
- Authority
- US
- United States
- Prior art keywords
- individual semiconductor
- semiconductor devices
- sawing
- leadframe
- adhesive surface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 39
- 238000004519 manufacturing process Methods 0.000 title description 10
- 239000004065 semiconductor Substances 0.000 claims abstract description 74
- 239000000853 adhesive Substances 0.000 claims abstract description 45
- 230000001070 adhesive effect Effects 0.000 claims abstract description 45
- 238000000465 moulding Methods 0.000 claims abstract description 39
- 239000000463 material Substances 0.000 claims abstract description 15
- 239000007787 solid Substances 0.000 claims abstract description 15
- 238000004806 packaging method and process Methods 0.000 claims abstract description 6
- 150000001875 compounds Chemical class 0.000 claims description 31
- 239000002184 metal Substances 0.000 description 13
- 230000007547 defect Effects 0.000 description 2
- 239000002131 composite material Substances 0.000 description 1
- 230000017525 heat dissipation Effects 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 238000010561 standard procedure Methods 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/27—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68359—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/274—Manufacturing methods by blanket deposition of the material of the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01075—Rhenium [Re]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0495—5th Group
- H01L2924/04953—TaN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/1015—Shape
- H01L2924/10155—Shape being other than a cuboid
- H01L2924/10158—Shape being other than a cuboid at the passive surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
- H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
- H01L2924/18165—Exposing the passive side of the semiconductor or solid-state body of a wire bonded chip
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/183—Connection portion, e.g. seal
- H01L2924/18301—Connection portion, e.g. seal being an anchoring portion, i.e. mechanical interlocking between the encapsulation resin and another package part
Definitions
- the present invention relates to semiconductor package fabrication processes, and in particular, to thin quad flat package no leads (QFN) fabrication methods.
- QFN thin quad flat package no leads
- Present QFN packages are fabricated using standard methods using a lead frame and a die attach pad. These methods limit the thinness of the device and may introduce additional process elements which may be an additional source of potential defects. These additional process elements may add additional cost to the package fabrication.
- Present QFN package heat dissipation may be limited and may require additional space for heat sinking on the printed circuit board or substrate.
- the present invention solves these and other problems by providing chip scale package assembly methods.
- a method of packaging semiconductor devices includes molding a first surface of a wafer with a first mold compound, and in accordance therewith, forming a continuous molded layer, and sawing the wafer into individual semiconductor devices, each individual semiconductor device including a molded layer corresponding to a portion of the continuous molded layer.
- the method further includes attaching a surface of each of the molded layers of each of the individual semiconductor devices to an adhesive surface, and molding an exposed area above the adhesive surface with a second mold compound, and in accordance therewith, forming a solid expanse of material.
- the method further includes removing the adhesive surface to expose each of the surfaces of each of the molded layers of each of the individual semiconductor device; and sawing the solid expanse of material, and in accordance therewith, forming a plurality of individual packaged semiconductor devices.
- the adhesive surface has a leadframe attached thereto and the step of attaching the surface of each of the molded layers of each the individual semiconductor devices to the adhesive surface includes placing the individual semiconductor devices within individual cavities of the leadframe.
- the method further includes attaching a bond wire between a conductive pad of each individual semiconductor device to a conductive surface of a portion of a leadframe.
- the conductive surface corresponds to the conductive pad.
- the leadframe and the surface of each the molded layers of the each of the individual semiconductor devices are attached to the adhesive surface.
- the step of molding an exposed area above the adhesive surface includes molding exposed areas of the individual semiconductor devices and a leadframe. A portion of the leadframe and a portion of the surface of each of the molded layers of each of the individual semiconductor devices are attached to the adhesive surface, and in accordance therewith, said attached portions remain unexposed.
- the step of molding an exposed area above the adhesive surface includes molding bond wires between conductive pads of each the individual semiconductor devices and the leadframe.
- the first mold compound is the same as the second mold compound.
- portions of the second mold compound meld with portions of the first mold compound.
- portions of the second mold compound adhere with portions of the first mold compound.
- the step of sawing the solid expanse of material includes sawing the leadframe, and may include sawing the second mold compound overlying the leadframe.
- a method of packaging semiconductor devices includes attaching a wafer, adding, sawing through the wafer, attaching devices, molding, and sawing to form a plurality of packaged semiconductor devices.
- the step of attaching includes attaching a first side of the wafer to a first adhesive surface.
- the step of adding includes adding a layer of metal to a second side of the wafer.
- the layer of metal forms a metalized surface of the wafer.
- the step of sawing the wafer includes sawing through a plurality of saw streets of the wafer. This establishes individual semiconductor devices. Each individual semiconductor device has a metalized surface corresponding to a portion of the metalized surface of the wafer.
- the step of attaching devices includes attaching the metalized surface of each of the individual semiconductor devices to a second adhesive surface. This makes the metalized surface unexposed.
- the step of molding includes molding an exposed area above the second adhesive surface. This forms a solid expanse of material.
- the step of sawing to form a plurality of packaged semiconductor devices includes saw
- the method further comprises sawing from the second side of the wafer. This establishes a notch.
- the step of adding the layer of metal forms a discernable channel within the notch. This provides surface details for alignment.
- the method further comprises sawing along the plurality of saw streets on the second side of a wafer prior to the sawing through the plurality of saw streets. This establishes a first cut having a height less than a thickness of the wafer.
- the step of sawing through the wafer creates a second cut having a width less than a width of the first cut. This forms a ledge.
- a leadframe tape includes the second adhesive surface.
- the leadframe tape has a leadframe attached.
- the step of attaching the metalized surface of each of the individual semiconductor devices to the second adhesive surface includes placing the individual semiconductor devices within individual cavities of the leadframe
- the step of molding the exposed area includes molding exposed portions of the individual semiconductor devices and the leadframe. A portion of the leadframe and the metal surface of the individual semiconductor devices are attached to the second adhesive surface. Therefore these portions remain unexposed.
- the method further comprises re-taping the individual semiconductor devices after the step of sawing through a plurality of saw streets.
- the step of re-taping includes attaching the metalized surface of the wafer to a third adhesive surface after the sawing through the plurality of saw streets, and removing the first adhesive surface from the first side of the wafer.
- the step of attaching the metalized surface of each of the individual semiconductor devices includes picking the individual semiconductor devices from the third adhesive surface.
- FIG. 1 illustrates a method of fabricating a thin QFN package and the corresponding cut away side views according to one embodiment of the present invention.
- FIG. 2 illustrates another method of fabricating a thin QFN package according to another embodiment of the present invention.
- FIG. 1 illustrates a method 100 of fabricating a thin QFN package according to one embodiment of the present invention.
- the method 100 includes the steps of backside molding 101 , front side sawing 102 , die attaching 103 , wire bonding 104 , molding 105 , de-taping 106 , and singulation sawing 107 .
- the step of backside molding 101 includes adhering a mold compound 109 to the back side of the wafer 110 .
- the molding 101 forms a continuous molded layer 108 having a thickness 146 .
- the step of front side sawing 102 cuts through the front side 137 of the wafer 110 .
- Each individual semiconductor device ( 139 , 140 , and 113 ) has a molded layer ( 141 , 142 , and 114 ) corresponding to a portion of the continuous molded layer 108 .
- the wafer may be attached to a tape 115 during the step of front side sawing 102 , and the sawing may remove a portion of the tape 115 .
- the step of die attaching 103 includes attaching molded layer 141 of individual semiconductor device 117 to adhesive surface 143 of tape 121 .
- Leadframe 116 may be already attached to the adhesive surface 143 of tape 121 .
- the attaching the molded layer 141 of individual semiconductor device 117 may include placing the individual semiconductor device 117 within individual cavity 144 of the leadframe 116 .
- Another individual semiconductor device 119 having a molded layer 142 attached to the adhesive surface 143 within an individual cavity 145 of the leadframe 116 is shown for clarity.
- the step of wire bonding 104 includes connecting a wire 122 between a first conductive pad of individual semiconductor device 117 to a portion of a conductive surface of the leadframe 116 corresponding to the first conductive pad. Connected wires 123 , 124 , and 125 are shown for clarity. Wire 123 connects a second conductive pad of individual semiconductor device 117 to another portion of the conductive surface of the leadframe 116 corresponding to the second conductive pad. Wire 124 and 125 connect to the leadframe 116 and another individual die 119 in a manner similar to wire 122 and 123 .
- the step of molding 105 includes molding an exposed area above the adhesive surface 143 using mold compound 133 .
- the molding 105 forms a solid expanse of material.
- the solid expanse of material may include mold compound 109 , mold compound 133 , the individual semiconductor devices ( 117 , 119 ), and portions of the leadframe 116 .
- the molding 105 of the exposed areas above the adhesive surface 143 may include molding exposed areas of the individual semiconductor devices ( 117 and 119 ) and leadframe 116 .
- a portion of the leadframe 116 and a portion of the molded layer ( 141 and 142 ) of the individual semiconductor devices ( 117 and 119 ) are attached to the adhesive surface 143 of tape 121 and are therefore unexposed.
- Mold compound 109 may be the same as mold compound 133 .
- Mold compound 133 may meld with previously exposed portions ( 126 , 127 ) of mold compound 109 of the molded layer of the individual semiconductor device 117 . Mold compound 133 may adhere with exposed portion of mold compound 109 of the individual semiconductor devices ( 117 and 199 ). Locations 126 and 127 are example regions around individual semiconductor device 117 in which the melding or the adhering may occur. Locations 128 and 129 are regions around another individual semiconductor device 119 and are shown for clarity.
- the step of de-taping 106 removes the tape 121 used in the steps of die attaching 103 , wire bonding 104 , and molding 105 . This step may or may not be required prior to the step of singulation sawing 107 .
- the step of singulation sawing 107 includes sawing through the wafer at location 132 between the devices ( 117 and 119 ) such that a plurality of chip scale packages are formed.
- Packaged device 130 and 131 are examples of the plurality of chip scale packages.
- FIG. 2 illustrates another method 200 of fabricating a QFN package according to another embodiment of the present invention.
- the method 200 includes the steps of taping 201 , first backside sawing 202 , adding back metal 203 , second backside sawing 204 , third backside sawing 205 , re-taping 206 , die attaching 207 , wire bonding 208 , molding 209 , singulation sawing 210 .
- the step of taping 201 includes attaching the front side of wafer 211 to an adhesive surface of a tape 212 .
- the tape 212 may be referred to as wafer tape.
- the step of first backside sawing 202 includes sawing from the backside 241 of the wafer 211 and establishing a notch 216 .
- Another notch 217 is shown for clarity.
- the sawing may be along a plurality of saw streets.
- the notch 216 adds surface detail to the backside of the wafer so that these details may be utilized for alignment after the step of adding back metal 203 .
- the notch 216 is a cut having a width and height large enough to add the surface detail required for alignment after the step of adding back metal 203 .
- the height and width of the required notch may be controlled by the attributes of the metallization such as thickness, for example.
- the step of adding back metal 203 includes adding a layer of metal 246 (shown with angled hatched lines) to the backside 241 of the wafer 211 .
- the layer of metal 246 forms a metalized surface 220 of the wafer 211 .
- the layer of metal 246 forms a discernable channel 221 within notch 216 .
- Another discernable channel 222 within notch 217 is shown for clarity.
- the step of second backside sawing 204 includes sawing along a plurality of saw streets on the back side 241 of the wafer 211 .
- the second backside sawing 204 results in a cut 223 which has a height and a width. Another cut 224 is shown for clarity.
- the cut 223 may be centered on notch 216 such that cut 223 replaces notch 216 .
- cut 223 may have a larger width and height than notch 216 .
- Cut 223 may have a height that is greater than notch 216 but less than the thickness of the entire composite wafer, including metal, so that the cut does not penetrate the entire wafer.
- the step of second backside sawing 204 may include aligning the wafer according to the discernable channel (e.g., 221 , 222 ) prior to applying the saw to the wafer 211 .
- the step of third backside sawing 205 includes sawing through a plurality of saw streets on the back side 241 of the wafer 211 . This establishes individual semiconductor devices ( 225 , 226 , and 227 ) each having a metalized surface corresponding to a portion of the metalized surface ( 218 , 219 , 220 ) of the wafer 211 .
- the step of third backside sawing 205 results in cut 228 . Another cut 229 is shown for clarity. Cut 228 may have a width narrower than the width of cut 223 . A difference of the widths of cut 228 and cut 223 may form a ledge 241 . This ledge 241 may aid in securing the semiconductor device 226 within the package after the step of molding 209 .
- the step of third backside sawing 205 may cut into a portion of the width of the wafer tape 212 , for example, but not through the entire tape thickness.
- the step of re-taping 206 includes attaching the metalized surface (e.g., 218 , 219 , 220 ) to an adhesive surface of tape 213 and removing the wafer tape 212 from the front side of the wafer. This step provides corresponding spacing between individual semiconductor devices ( 225 , 226 , 227 ) on the wafer tape 212 and the individual semiconductor devices ( 227 , 226 , 225 ) on tape 213 in preparation for the step of die attaching 207 .
- the metalized surface e.g., 218 , 219 , 220
- This step provides corresponding spacing between individual semiconductor devices ( 225 , 226 , 227 ) on the wafer tape 212 and the individual semiconductor devices ( 227 , 226 , 225 ) on tape 213 in preparation for the step of die attaching 207 .
- the step of die attaching 207 includes attaching the metalized surface 219 of the individual semiconductor device 226 to an adhesive surface 242 of tape 214 .
- the individual semiconductor device may have been picked from an array of devices attached to tape 213 and then placed onto tape 214 .
- Tape 214 may be a leadframe tape in which a leadframe 230 is already attached to the adhesive surface 242 .
- the attaching the metalized surface 219 of the individual semiconductor device 226 to an adhesive surface 242 includes placing the individual semiconductor device 226 within an individual cavity 243 of the leadframe 230 .
- Another individual semiconductor device 227 with a metalized surface 220 attached to the adhesive surface 242 in another individual cavity 244 of the leadframe 230 is shown for clarity.
- the step of wire bonding 208 is similar to that discussed in step 104 of method 100 .
- Reference numbers 117 , 119 , 122 , 123 , 124 , and 125 of FIG. 1 correspond to reference numbers 226 , 227 , 233 , 234 , 235 , and 236 of FIG. 2 respectively.
- the step of molding 209 includes molding an exposed area above the adhesive surface 242 using mold compound 237 .
- the molding 209 forms a solid expanse of material 247 .
- the solid expanse of material 247 may include mold compound 237 , portions of the layer of metal 246 , the individual semiconductor devices (e.g., 226 , 227 ), and portions of the leadframe 230 .
- the molding 209 the exposed areas above the adhesive surface 242 may include molding exposed areas of the individual semiconductor devices ( 226 and 227 ) and leadframe 230 .
- a portion of the leadframe 230 and a portion of the metalized surface ( 219 and 220 ) of the individual semiconductor devices ( 226 and 227 ) are attached to the adhesive surface 242 and are therefore unexposed.
- the ledge 241 may help to secure the individual semiconductor device 226 within the mold compound 237 .
- the step of singulation saw 210 includes sawing through the wafer at location 240 between the devices ( 226 and 227 ) such that a plurality of chip scale packages are formed.
- Packaged device 238 and 239 are example elements of the plurality of chip scale packages.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Die Bonding (AREA)
Abstract
Embodiments of the present invention include a method of packaging semiconductor devices. The method comprises the steps of molding a surface of a wafer, sawing the wafer into individual devices, attaching the individual semiconductor device to an adhesive surface, molding the exposed surface, and sawing the wafer into individual semiconductor devices. The step of molding forms a continuous molded layer. The step of sawing results in each individual semiconductor having a molded layer. This molded layer corresponds to a portion of the continuous molded layer. The step of attaching includes attaching the molded layer of the individual semiconductor devices to the adhesive surface. The step of molding the exposed area includes molding an exposed area above the adhesive surface. This forms a solid expanse of material. The step of sawing the wafer into individual semiconductor devices includes sawing the solid expanse of material.
Description
- This application is a continuation application of, and claims priority from, U.S. patent application Ser. No. 12/728,914, filed Mar. 22, 2010, titled “Thin Quad Flat Package with No Leads (QFN) Fabrication Methods,” of Tan et al., which is a continuation application of, and claims priority from, U.S. patent application Ser. No. 12/109,635, filed Apr. 25, 2008, titled “Thin Quad Flat Package with No Leads (QFN) Fabrication Methods,” of Tan et al., which claims priority from Chinese Patent Application No. 200810034572.6, filed Mar. 13, 2008, each of which is incorporated by reference herein in its entirety for all purposes.
- The present invention relates to semiconductor package fabrication processes, and in particular, to thin quad flat package no leads (QFN) fabrication methods.
- Consumers are demanding that devices such as cell phones, personal digital assistants, and music players be more reliable, compact, and affordable. For example, consumers are requiring that their cell phones be ultra thin and reliable. This requires thinner packaging and fewer defects. Additionally, these low profile applications may also require power electronics which require some level of thermal dissipation from the package. Of course, these package features need to be available at an affordable price.
- Present QFN packages are fabricated using standard methods using a lead frame and a die attach pad. These methods limit the thinness of the device and may introduce additional process elements which may be an additional source of potential defects. These additional process elements may add additional cost to the package fabrication. Present QFN package heat dissipation may be limited and may require additional space for heat sinking on the printed circuit board or substrate.
- Thus, there is a need for improved package assembly methods. The present invention solves these and other problems by providing chip scale package assembly methods.
- Embodiments of the present invention improve fabrication methods of packaging semiconductors. In one embodiment, a method of packaging semiconductor devices includes molding a first surface of a wafer with a first mold compound, and in accordance therewith, forming a continuous molded layer, and sawing the wafer into individual semiconductor devices, each individual semiconductor device including a molded layer corresponding to a portion of the continuous molded layer. The method further includes attaching a surface of each of the molded layers of each of the individual semiconductor devices to an adhesive surface, and molding an exposed area above the adhesive surface with a second mold compound, and in accordance therewith, forming a solid expanse of material. The method further includes removing the adhesive surface to expose each of the surfaces of each of the molded layers of each of the individual semiconductor device; and sawing the solid expanse of material, and in accordance therewith, forming a plurality of individual packaged semiconductor devices.
- According to a specific embodiment, the adhesive surface has a leadframe attached thereto and the step of attaching the surface of each of the molded layers of each the individual semiconductor devices to the adhesive surface includes placing the individual semiconductor devices within individual cavities of the leadframe.
- According to another specific embodiment, the method further includes attaching a bond wire between a conductive pad of each individual semiconductor device to a conductive surface of a portion of a leadframe. The conductive surface corresponds to the conductive pad. The leadframe and the surface of each the molded layers of the each of the individual semiconductor devices are attached to the adhesive surface.
- According to another specific embodiment, the step of molding an exposed area above the adhesive surface includes molding exposed areas of the individual semiconductor devices and a leadframe. A portion of the leadframe and a portion of the surface of each of the molded layers of each of the individual semiconductor devices are attached to the adhesive surface, and in accordance therewith, said attached portions remain unexposed.
- According to another specific embodiment, the step of molding an exposed area above the adhesive surface includes molding bond wires between conductive pads of each the individual semiconductor devices and the leadframe.
- According to another specific embodiment, the first mold compound is the same as the second mold compound.
- According to another specific embodiment, portions of the second mold compound meld with portions of the first mold compound.
- According to another specific embodiment, portions of the second mold compound adhere with portions of the first mold compound.
- According to another specific embodiment, the step of sawing the solid expanse of material includes sawing the leadframe, and may include sawing the second mold compound overlying the leadframe.
- In one embodiment, a method of packaging semiconductor devices includes attaching a wafer, adding, sawing through the wafer, attaching devices, molding, and sawing to form a plurality of packaged semiconductor devices. The step of attaching includes attaching a first side of the wafer to a first adhesive surface. The step of adding includes adding a layer of metal to a second side of the wafer. The layer of metal forms a metalized surface of the wafer. The step of sawing the wafer includes sawing through a plurality of saw streets of the wafer. This establishes individual semiconductor devices. Each individual semiconductor device has a metalized surface corresponding to a portion of the metalized surface of the wafer. The step of attaching devices includes attaching the metalized surface of each of the individual semiconductor devices to a second adhesive surface. This makes the metalized surface unexposed. The step of molding includes molding an exposed area above the second adhesive surface. This forms a solid expanse of material. The step of sawing to form a plurality of packaged semiconductor devices includes sawing the solid expanse of material.
- In one embodiment, the method further comprises sawing from the second side of the wafer. This establishes a notch. The step of adding the layer of metal forms a discernable channel within the notch. This provides surface details for alignment.
- In one embodiment, the method further comprises sawing along the plurality of saw streets on the second side of a wafer prior to the sawing through the plurality of saw streets. This establishes a first cut having a height less than a thickness of the wafer.
- In one embodiment, the step of sawing through the wafer creates a second cut having a width less than a width of the first cut. This forms a ledge.
- In one embodiment, a leadframe tape includes the second adhesive surface. The leadframe tape has a leadframe attached. The step of attaching the metalized surface of each of the individual semiconductor devices to the second adhesive surface includes placing the individual semiconductor devices within individual cavities of the leadframe
- In one embodiment, the step of molding the exposed area includes molding exposed portions of the individual semiconductor devices and the leadframe. A portion of the leadframe and the metal surface of the individual semiconductor devices are attached to the second adhesive surface. Therefore these portions remain unexposed.
- In one embodiment, the method further comprises re-taping the individual semiconductor devices after the step of sawing through a plurality of saw streets. The step of re-taping includes attaching the metalized surface of the wafer to a third adhesive surface after the sawing through the plurality of saw streets, and removing the first adhesive surface from the first side of the wafer.
- In one embodiment, the step of attaching the metalized surface of each of the individual semiconductor devices includes picking the individual semiconductor devices from the third adhesive surface.
- Additional embodiments will be evident from the following detailed description and accompanying drawings, which provide a better understanding of the nature and advantages of the present invention.
-
FIG. 1 illustrates a method of fabricating a thin QFN package and the corresponding cut away side views according to one embodiment of the present invention. -
FIG. 2 illustrates another method of fabricating a thin QFN package according to another embodiment of the present invention. - Described herein are techniques for performing thin QFN package fabrication methods. In the following description, for purposes of explanation, numerous examples and specific details are set forth in order to provide a thorough understanding of the present invention. It will be evident, however, to one skilled in the art that the present invention as defined by the claims may include some or all of the features in these examples alone or in combination with other features described below, and may further include obvious modifications and equivalents of the features and concepts described herein.
-
FIG. 1 illustrates amethod 100 of fabricating a thin QFN package according to one embodiment of the present invention. Themethod 100 includes the steps ofbackside molding 101, front side sawing 102, die attaching 103,wire bonding 104,molding 105, de-taping 106, and singulation sawing 107. - The step of
backside molding 101 includes adhering amold compound 109 to the back side of thewafer 110. Themolding 101 forms a continuous moldedlayer 108 having athickness 146. - The step of front side sawing 102 cuts through the front side 137 of the
wafer 110. - This saws the wafer into individual devices (139, 140, and 113). Each individual semiconductor device (139, 140, and 113) has a molded layer (141, 142, and 114) corresponding to a portion of the continuous molded
layer 108. The wafer may be attached to atape 115 during the step of front side sawing 102, and the sawing may remove a portion of thetape 115. - The step of die attaching 103 includes attaching molded
layer 141 ofindividual semiconductor device 117 toadhesive surface 143 oftape 121.Leadframe 116 may be already attached to theadhesive surface 143 oftape 121. The attaching the moldedlayer 141 ofindividual semiconductor device 117 may include placing theindividual semiconductor device 117 withinindividual cavity 144 of theleadframe 116. Anotherindividual semiconductor device 119 having a moldedlayer 142 attached to theadhesive surface 143 within anindividual cavity 145 of theleadframe 116 is shown for clarity. - The step of
wire bonding 104 includes connecting awire 122 between a first conductive pad ofindividual semiconductor device 117 to a portion of a conductive surface of theleadframe 116 corresponding to the first conductive pad.Connected wires Wire 123 connects a second conductive pad ofindividual semiconductor device 117 to another portion of the conductive surface of theleadframe 116 corresponding to the second conductive pad.Wire leadframe 116 and another individual die 119 in a manner similar towire - The step of
molding 105 includes molding an exposed area above theadhesive surface 143 usingmold compound 133. Themolding 105 forms a solid expanse of material. The solid expanse of material may includemold compound 109,mold compound 133, the individual semiconductor devices (117, 119), and portions of theleadframe 116. Themolding 105 of the exposed areas above theadhesive surface 143 may include molding exposed areas of the individual semiconductor devices (117 and 119) andleadframe 116. A portion of theleadframe 116 and a portion of the molded layer (141 and 142) of the individual semiconductor devices (117 and 119) are attached to theadhesive surface 143 oftape 121 and are therefore unexposed.Mold compound 109 may be the same asmold compound 133.Mold compound 133 may meld with previously exposed portions (126, 127) ofmold compound 109 of the molded layer of theindividual semiconductor device 117.Mold compound 133 may adhere with exposed portion ofmold compound 109 of the individual semiconductor devices (117 and 199).Locations individual semiconductor device 117 in which the melding or the adhering may occur.Locations individual semiconductor device 119 and are shown for clarity. - The step of
de-taping 106 removes thetape 121 used in the steps of die attaching 103,wire bonding 104, andmolding 105. This step may or may not be required prior to the step of singulation sawing 107. - The step of singulation sawing 107 includes sawing through the wafer at
location 132 between the devices (117 and 119) such that a plurality of chip scale packages are formed.Packaged device -
FIG. 2 illustrates anothermethod 200 of fabricating a QFN package according to another embodiment of the present invention. Themethod 200 includes the steps of taping 201, first backside sawing 202, adding backmetal 203, second backside sawing 204, third backside sawing 205, re-taping 206, die attaching 207,wire bonding 208,molding 209, singulation sawing 210. - The step of taping 201 includes attaching the front side of
wafer 211 to an adhesive surface of atape 212. Thetape 212 may be referred to as wafer tape. - The step of first backside sawing 202 includes sawing from the
backside 241 of thewafer 211 and establishing anotch 216. Anothernotch 217 is shown for clarity. The sawing may be along a plurality of saw streets. Thenotch 216 adds surface detail to the backside of the wafer so that these details may be utilized for alignment after the step of adding backmetal 203. Thenotch 216 is a cut having a width and height large enough to add the surface detail required for alignment after the step of adding backmetal 203. The height and width of the required notch may be controlled by the attributes of the metallization such as thickness, for example. - The step of adding back
metal 203 includes adding a layer of metal 246 (shown with angled hatched lines) to thebackside 241 of thewafer 211. The layer ofmetal 246 forms a metalizedsurface 220 of thewafer 211. The layer ofmetal 246 forms a discernable channel 221 withinnotch 216. Anotherdiscernable channel 222 withinnotch 217 is shown for clarity. - The step of second backside sawing 204 includes sawing along a plurality of saw streets on the
back side 241 of thewafer 211. The second backside sawing 204 results in acut 223 which has a height and a width. Anothercut 224 is shown for clarity. Thecut 223 may be centered onnotch 216 such that cut 223 replacesnotch 216. For example, cut 223 may have a larger width and height thannotch 216. Cut 223 may have a height that is greater thannotch 216 but less than the thickness of the entire composite wafer, including metal, so that the cut does not penetrate the entire wafer. The step of second backside sawing 204 may include aligning the wafer according to the discernable channel (e.g., 221, 222) prior to applying the saw to thewafer 211. - The step of third backside sawing 205 includes sawing through a plurality of saw streets on the
back side 241 of thewafer 211. This establishes individual semiconductor devices (225, 226, and 227) each having a metalized surface corresponding to a portion of the metalized surface (218, 219, 220) of thewafer 211. The step of third backside sawing 205 results incut 228. Anothercut 229 is shown for clarity. Cut 228 may have a width narrower than the width ofcut 223. A difference of the widths ofcut 228 and cut 223 may form aledge 241. Thisledge 241 may aid in securing thesemiconductor device 226 within the package after the step ofmolding 209. The step of third backside sawing 205 may cut into a portion of the width of thewafer tape 212, for example, but not through the entire tape thickness. - The step of re-taping 206 includes attaching the metalized surface (e.g., 218, 219, 220) to an adhesive surface of
tape 213 and removing thewafer tape 212 from the front side of the wafer. This step provides corresponding spacing between individual semiconductor devices (225, 226, 227) on thewafer tape 212 and the individual semiconductor devices (227, 226, 225) ontape 213 in preparation for the step of die attaching 207. - The step of die attaching 207 includes attaching the metalized
surface 219 of theindividual semiconductor device 226 to anadhesive surface 242 oftape 214. The individual semiconductor device may have been picked from an array of devices attached totape 213 and then placed ontotape 214.Tape 214 may be a leadframe tape in which aleadframe 230 is already attached to theadhesive surface 242. The attaching the metalizedsurface 219 of theindividual semiconductor device 226 to anadhesive surface 242 includes placing theindividual semiconductor device 226 within anindividual cavity 243 of theleadframe 230. Anotherindividual semiconductor device 227 with a metalizedsurface 220 attached to theadhesive surface 242 in anotherindividual cavity 244 of theleadframe 230 is shown for clarity. - The step of
wire bonding 208 is similar to that discussed instep 104 ofmethod 100.Reference numbers FIG. 1 correspond to referencenumbers FIG. 2 respectively. - The step of
molding 209 includes molding an exposed area above theadhesive surface 242 usingmold compound 237. Themolding 209 forms a solid expanse ofmaterial 247. The solid expanse ofmaterial 247 may includemold compound 237, portions of the layer ofmetal 246, the individual semiconductor devices (e.g., 226, 227), and portions of theleadframe 230. Themolding 209 the exposed areas above theadhesive surface 242 may include molding exposed areas of the individual semiconductor devices (226 and 227) andleadframe 230. A portion of theleadframe 230 and a portion of the metalized surface (219 and 220) of the individual semiconductor devices (226 and 227) are attached to theadhesive surface 242 and are therefore unexposed. Theledge 241 may help to secure theindividual semiconductor device 226 within themold compound 237. - The step of singulation saw 210 includes sawing through the wafer at
location 240 between the devices (226 and 227) such that a plurality of chip scale packages are formed.Packaged device - The above description illustrates various embodiments of the present invention along with examples of how aspects of the present invention may be implemented. The above examples and embodiments should not be deemed to be the only embodiments, and are presented to illustrate the flexibility and advantages of the present invention as defined by the following claims. For example, switching systems and methods with current sensing according to the present invention may include some or all of the innovative features described above. Based on the above disclosure and the following claims, other arrangements, embodiments, implementations and equivalents will be evident to those skilled in the art and may be employed without departing from the spirit and scope of the invention as defined by the claims.
Claims (10)
1. A method of packaging semiconductor devices comprising:
molding a first surface of a wafer with a first mold compound, and in accordance therewith, forming a continuous molded layer;
sawing the wafer into individual semiconductor devices, each individual semiconductor device includes a molded layer corresponding to a portion of the continuous molded layer;
attaching a surface of each of the molded layers of each of the individual semiconductor devices to an adhesive surface;
molding an exposed area above the adhesive surface with a second mold compound, and in accordance therewith, forming a solid expanse of material;
removing the adhesive surface to expose each of the surfaces of each of the molded layers of each of the individual semiconductor device; and
sawing the solid expanse of material, and in accordance therewith, forming a plurality of individual packaged semiconductor devices.
2. The method of claim 1 , wherein the adhesive surface has a leadframe attached thereto and the step of attaching the surface of each of the molded layers of each the individual semiconductor devices to the adhesive surface includes placing the individual semiconductor devices in individual cavities of the leadframe.
3. The method of claim 1 , further comprising attaching a bond wire between a conductive pad of each of the individual semiconductor device to a conductive surface of a portion of a leadframe, the conductive surface corresponding to the conductive pad,
wherein the leadframe and the surface of each the molded layers of the each of the individual semiconductor devices are attached to the adhesive surface.
4. The method of claim 1 , wherein the step of molding an exposed area above the adhesive surface includes molding exposed areas of the individual semiconductor devices and a leadframe, and wherein a portion of the leadframe and a portion of the surface of each of the molded layers of each of the individual semiconductor devices are attached to the adhesive surface, and in accordance therewith, said attached portions remain unexposed.
5. The method of claim 4 , wherein the step of molding an exposed area above the adhesive surface includes molding bond wires between conductive pads of each of the individual semiconductor devices and the leadframe.
6. The method of claim 1 , wherein the first mold compound is the same as the second mold compound.
7. The method of claim 1 , wherein portions of the second mold compound meld with portions of the first mold compound.
8. The method of claim 1 , wherein portions of the second mold compound adhere with portions of the first mold compound.
9. The method of claim 1 , wherein the step of sawing the solid expanse of material includes sawing the leadframe.
10. The method of claim 8 , wherein the step of sawing the solid expanse of material further includes sawing the second mold compound overlying the leadframe.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/188,367 US20110281398A1 (en) | 2008-03-13 | 2011-07-21 | Thin quad flat package with no leads (qfn) fabrication methods |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN200810034572.6 | 2008-03-13 | ||
CN2008100345726A CN101533783B (en) | 2008-03-13 | 2008-03-13 | Thin quad flat no-lead package method |
US12/109,635 US7713784B2 (en) | 2008-03-13 | 2008-04-25 | Thin quad flat package with no leads (QFN) fabrication methods |
US12/728,914 US8008128B2 (en) | 2008-03-13 | 2010-03-22 | Thin quad flat package with no leads (QFN) fabrication methods |
US13/188,367 US20110281398A1 (en) | 2008-03-13 | 2011-07-21 | Thin quad flat package with no leads (qfn) fabrication methods |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/728,914 Continuation US8008128B2 (en) | 2008-03-13 | 2010-03-22 | Thin quad flat package with no leads (QFN) fabrication methods |
Publications (1)
Publication Number | Publication Date |
---|---|
US20110281398A1 true US20110281398A1 (en) | 2011-11-17 |
Family
ID=41063485
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/109,635 Active US7713784B2 (en) | 2008-03-13 | 2008-04-25 | Thin quad flat package with no leads (QFN) fabrication methods |
US12/728,914 Active US8008128B2 (en) | 2008-03-13 | 2010-03-22 | Thin quad flat package with no leads (QFN) fabrication methods |
US13/188,367 Abandoned US20110281398A1 (en) | 2008-03-13 | 2011-07-21 | Thin quad flat package with no leads (qfn) fabrication methods |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/109,635 Active US7713784B2 (en) | 2008-03-13 | 2008-04-25 | Thin quad flat package with no leads (QFN) fabrication methods |
US12/728,914 Active US8008128B2 (en) | 2008-03-13 | 2010-03-22 | Thin quad flat package with no leads (QFN) fabrication methods |
Country Status (2)
Country | Link |
---|---|
US (3) | US7713784B2 (en) |
CN (1) | CN101533783B (en) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101533783B (en) * | 2008-03-13 | 2011-05-04 | 上海凯虹电子有限公司 | Thin quad flat no-lead package method |
CN102299083B (en) | 2010-06-23 | 2015-11-25 | 飞思卡尔半导体公司 | Thin semiconductor package and manufacture method thereof |
CN102064117B (en) * | 2010-11-19 | 2013-09-11 | 上海凯虹电子有限公司 | Method for encapsulating small-size chip |
US20120315728A1 (en) * | 2011-06-10 | 2012-12-13 | Shanghai Kaihong Electronic Company Limited | Saw Type Package without Exposed Pad |
US8822275B2 (en) | 2012-04-30 | 2014-09-02 | Hewlett-Packard Development Company, L.P. | Composite wafer including a molded wafer and a second wafer |
US9136213B2 (en) * | 2012-08-02 | 2015-09-15 | Infineon Technologies Ag | Integrated system and method of making the integrated system |
US8987057B2 (en) * | 2012-10-01 | 2015-03-24 | Nxp B.V. | Encapsulated wafer-level chip scale (WLSCP) pedestal packaging |
CN103972073B (en) * | 2014-04-18 | 2016-12-07 | 丽智电子(昆山)有限公司 | Chip back and the method for side coating protection material |
US10720495B2 (en) * | 2014-06-12 | 2020-07-21 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor device and manufacturing method thereof |
JP6666789B2 (en) * | 2016-05-18 | 2020-03-18 | 株式会社ディスコ | Cutting method |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030141577A1 (en) * | 2002-01-31 | 2003-07-31 | Siliconware Precision Industries Co., Ltd. | Short-prevented lead frame and method for fabricating semiconductor package with the same |
US20050189658A1 (en) * | 2004-01-29 | 2005-09-01 | Tan Xiaochun | Semiconductor device assembly process |
US20080009103A1 (en) * | 2006-07-10 | 2008-01-10 | Tan Xiaochun | Quad flat no-lead (QFN) chip package assembly apparatus and method |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6083811A (en) * | 1996-02-07 | 2000-07-04 | Northrop Grumman Corporation | Method for producing thin dice from fragile materials |
JP2971834B2 (en) | 1997-06-27 | 1999-11-08 | 松下電子工業株式会社 | Method for manufacturing resin-encapsulated semiconductor device |
KR100452661B1 (en) * | 1999-02-03 | 2004-10-14 | 가부시끼가이샤 도시바 | Method of dividing wafers and manufacturing semiconductor devices |
AT410727B (en) | 2000-03-14 | 2003-07-25 | Austria Mikrosysteme Int | METHOD FOR PLACING SENSORS IN A HOUSING |
US6608366B1 (en) | 2002-04-15 | 2003-08-19 | Harry J. Fogelson | Lead frame with plated end leads |
KR100486290B1 (en) * | 2002-12-23 | 2005-04-29 | 삼성전자주식회사 | Assembling method of semiconductor package and removal apparatus of protection tape in semiconductor process |
US7301222B1 (en) * | 2003-02-12 | 2007-11-27 | National Semiconductor Corporation | Apparatus for forming a pre-applied underfill adhesive layer for semiconductor wafer level chip-scale packages |
US6858470B1 (en) | 2003-10-08 | 2005-02-22 | St Assembly Test Services Ltd. | Method for fabricating semiconductor packages, and leadframe assemblies for the fabrication thereof |
CN100389503C (en) * | 2005-01-07 | 2008-05-21 | 北京大学 | Method for preparing LED chip with separate crystal grain vertical structure |
TWI303870B (en) * | 2005-12-30 | 2008-12-01 | Advanced Semiconductor Eng | Structure and mtehod for packaging a chip |
US7682874B2 (en) * | 2006-07-10 | 2010-03-23 | Shanghai Kaihong Technology Co., Ltd. | Chip scale package (CSP) assembly apparatus and method |
CN100411124C (en) * | 2006-08-01 | 2008-08-13 | 上海凯虹电子有限公司 | CSP packaging technique |
CN101533783B (en) * | 2008-03-13 | 2011-05-04 | 上海凯虹电子有限公司 | Thin quad flat no-lead package method |
-
2008
- 2008-03-13 CN CN2008100345726A patent/CN101533783B/en active Active
- 2008-04-25 US US12/109,635 patent/US7713784B2/en active Active
-
2010
- 2010-03-22 US US12/728,914 patent/US8008128B2/en active Active
-
2011
- 2011-07-21 US US13/188,367 patent/US20110281398A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030141577A1 (en) * | 2002-01-31 | 2003-07-31 | Siliconware Precision Industries Co., Ltd. | Short-prevented lead frame and method for fabricating semiconductor package with the same |
US20050189658A1 (en) * | 2004-01-29 | 2005-09-01 | Tan Xiaochun | Semiconductor device assembly process |
US20080009103A1 (en) * | 2006-07-10 | 2008-01-10 | Tan Xiaochun | Quad flat no-lead (QFN) chip package assembly apparatus and method |
Also Published As
Publication number | Publication date |
---|---|
US20100178733A1 (en) | 2010-07-15 |
US8008128B2 (en) | 2011-08-30 |
US7713784B2 (en) | 2010-05-11 |
CN101533783B (en) | 2011-05-04 |
CN101533783A (en) | 2009-09-16 |
US20090233401A1 (en) | 2009-09-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8008128B2 (en) | Thin quad flat package with no leads (QFN) fabrication methods | |
US7863757B2 (en) | Methods and systems for packaging integrated circuits | |
US8836101B2 (en) | Multi-chip semiconductor packages and assembly thereof | |
TWI441299B (en) | Pre-molded clip structure | |
US8163601B2 (en) | Chip-exposed semiconductor device and its packaging method | |
EP1179844A2 (en) | Semiconductor packaging | |
US20080029860A1 (en) | Semiconductor device with internal heat sink | |
US20240096759A1 (en) | Smds integration on qfn by 3d stacked solution | |
US9929072B2 (en) | Packaged semiconductor devices | |
JP2009529804A (en) | Semiconductor device packaging | |
US7790512B1 (en) | Molded leadframe substrate semiconductor package | |
US7888179B2 (en) | Semiconductor device including a semiconductor chip which is mounted spaning a plurality of wiring boards and manufacturing method thereof | |
US7402459B2 (en) | Quad flat no-lead (QFN) chip package assembly apparatus and method | |
US20100193922A1 (en) | Semiconductor chip package | |
US8030138B1 (en) | Methods and systems of packaging integrated circuits | |
US20170186674A1 (en) | Semiconductor packages and methods for forming same | |
CN102468194A (en) | Semiconductor device packaging method and semiconductor device package | |
TWI378515B (en) | Method of fabricating quad flat non-leaded package | |
US8859333B2 (en) | Integrated circuit package and a method for dissipating heat in an integrated circuit package | |
US8716845B2 (en) | Lead frame strip for reduced mold sticking during degating | |
US8247909B2 (en) | Semiconductor package device with cavity structure and the packaging method thereof | |
TWI466199B (en) | Wafer level clip and process of manufacture | |
US20220344231A1 (en) | Flip chip package unit and associated packaging method | |
US11710686B2 (en) | Semiconductor package structures and methods of manufacture | |
US20120315728A1 (en) | Saw Type Package without Exposed Pad |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |