US20100164018A1 - High-voltage metal-oxide-semiconductor device - Google Patents
High-voltage metal-oxide-semiconductor device Download PDFInfo
- Publication number
- US20100164018A1 US20100164018A1 US12/345,676 US34567608A US2010164018A1 US 20100164018 A1 US20100164018 A1 US 20100164018A1 US 34567608 A US34567608 A US 34567608A US 2010164018 A1 US2010164018 A1 US 2010164018A1
- Authority
- US
- United States
- Prior art keywords
- gate
- mos transistor
- region
- voltage mos
- high voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 14
- 239000000758 substrate Substances 0.000 claims abstract description 29
- 125000006850 spacer group Chemical group 0.000 claims description 23
- 239000002019 doping agent Substances 0.000 claims description 19
- 238000002955 isolation Methods 0.000 claims description 13
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 12
- 229910052710 silicon Inorganic materials 0.000 description 12
- 239000010703 silicon Substances 0.000 description 12
- 238000010586 diagram Methods 0.000 description 11
- 238000000034 method Methods 0.000 description 5
- 230000000694 effects Effects 0.000 description 3
- 238000002347 injection Methods 0.000 description 3
- 239000007924 injection Substances 0.000 description 3
- 238000005468 ion implantation Methods 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 229910000078 germane Inorganic materials 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000036962 time dependent Effects 0.000 description 2
- 230000004075 alteration Effects 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 230000002459 sustained effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4983—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET with a lateral structure, e.g. a Polysilicon gate with a lateral doping variation or with a lateral composition variation or characterised by the sidewalls being composed of conductive, resistive or dielectric material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
- H01L29/7835—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with asymmetrical source and drain regions, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
- H01L29/1041—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a non-uniform doping structure in the channel region surface
- H01L29/1045—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a non-uniform doping structure in the channel region surface the doping structure being parallel to the channel length, e.g. DMOS like
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
- H01L29/1083—Substrate region of field-effect devices of field-effect transistors with insulated gate with an inactive supplementary region, e.g. for preventing punch-through, improving capacity effect or leakage current
Definitions
- the present invention relates to a high-voltage device structure. More particularly, the present invention relates to a high-voltage metal-oxide-semiconductor (HVMOS) device structure.
- HVMOS high-voltage metal-oxide-semiconductor
- High-voltage metal-oxide-semiconductors are MOS devices for use under high voltages, which may be, but not limited to, voltages higher than the voltage supplied to the I/O circuit.
- HVMOS devices may function as switches and are broadly utilized in audio output drivers, CPU power supplies, power management systems, AC/DC converters, LCD or plasma television drivers, automobile electronic components, PC peripheral devices, small DC motor controllers, and other consumer electronic devices.
- FIG. 1 is a schematic, cross-sectional view of a conventional high-voltage NMOS device.
- the high-voltage NMOS device 101 includes a gate 210 overlying an area of a P type substrate 100 , a deep N well (DNW) 110 formed in the substrate 100 , an N well 120 formed in the substrate 100 proximate a first edge 210 a of the gate 210 and doped with a first concentration of an N type dopant, a channel region 130 doped with a first concentration of a P type dopant underlying a portion of the gate 210 adjacent the N well 120 , a shallow trench isolation (STI) region 160 formed in the first portion of the N well 120 , and an N+ tap region 150 to the second portion of the N well 120 distal from the first edge 210 a of the gate 210 .
- An N type source region 155 including an N+ region and an N type lightly doped region 155 b is formed in the P well 140 proximate a second edge
- the N+ tap region 150 is formed between the STI region 160 and the STI region 162 .
- the N+ tap region 150 is not self-aligned with the gate 210 but is separated from the gate 210 by a distance D.
- the above-described high-voltage NMOS device 101 utilizes STI region 160 to drop drain voltage and makes high drain sustained voltage. Besides, the above-described high-voltage NMOS device 101 can use well implant to form drain terminal.
- the above-described high-voltage NMOS device 101 cannot be operated when the drain is negatively biased because the junction between the DNW 110 and the P type substrate 100 will be turned on and thus causes leakage. In some circumstances, it is desirable to have a high-voltage NMOS device and the drain terminal thereof can be negatively biased.
- TDDB time dependent dielectric breakdown
- HCI hot carrier injection
- a high-voltage MOS transistor comprising a gate overlying an active area of a semiconductor substrate; a drain doping region of a first conductivity type pulled back away from an edge of the gate by a distance L; a first lightly doped region of the first conductivity type between the gate and the drain doping region; a source doping region of the first conductivity type in a first ion well of a second conductivity type; and a second lightly doped region of the first conductivity type between the gate and the source doping region.
- a high-voltage MOS transistor comprises a gate overlying an active area of a semiconductor substrate; a drain structure of a first conductivity type at one side of the gate, wherein the drain structure comprises a first heavily doping region spaced apart from a second heavily doping region that is proximate to the gate, a first lightly doped region interposed between the first and second heavily doping regions, and a second lightly doped region between the gate and the second heavily doping region; a source doping region of the first conductivity type in a first ion well of a second conductivity type at the other side of the gate; and a third lightly doped region of the first conductivity type between the gate and the source doping region.
- FIG. 1 is a schematic, cross-sectional diagram illustrating a conventional high-voltage NMOS device.
- FIG. 2 is an exemplary layout of the improved HVMOS structure in accordance with one embodiment of this invention.
- FIG. 3 is a schematic, cross-sectional view taken alone line I-I′ of FIG. 2 .
- FIG. 4 is a schematic, cross-sectional diagram showing a high-voltage NMOS transistor structure in accordance with another embodiment of this invention.
- FIG. 5 is a schematic, cross-sectional diagram showing a symmetric high-voltage NMOS transistor structure in accordance with yet another embodiment of this invention.
- FIG. 6 is a schematic, cross-sectional diagram showing a high-voltage NMOS transistor structure in accordance with yet another embodiment of this invention.
- FIG. 7 is a schematic, cross-sectional diagram showing a symmetric high-voltage NMOS transistor structure in accordance with yet another embodiment of this invention.
- FIG. 8 is a schematic, cross-sectional diagram showing an asymmetric high-voltage NMOS transistor structure in accordance with yet another embodiment of this invention.
- HVMOS transistor The exemplary structures of HVMOS transistor according to the present invention are described in detail.
- the improved HVMOS transistor structure is described for a high-voltage NMOS transistor, but it should be understood by those skilled in the art that by reversing the polarity of the conductive dopants high-voltage PMOS transistors can be made.
- FIG. 2 is an exemplary layout of the improved high-voltage NMOS transistor structure in accordance with one embodiment of this invention.
- FIG. 3 is a schematic, cross-sectional view taken alone line I-I′ of FIG. 2 .
- the high-voltage NMOS transistor 1 is formed in an active area or oxide defined (OD) area 18 that is surrounded by a shallow trench isolation (STI) region 16 .
- the high-voltage NMOS transistor 1 comprises a gate 21 overlying the active area 18 .
- the gate 21 may comprise polysilicon, metal, silicide or a combination thereof.
- the high-voltage NMOS transistor 1 further comprises a deep N well (DNW) 11 formed in the P type silicon substrate 10 for bulk isolation. It is worth noted that the DNW 11 may be omitted in some PMOS cases.
- DNW deep N well
- an N+ drain doping region 12 is implanted into the active area 18 of the P type silicon substrate 10 that has a first concentration of P type dopants. It is one germane feature of this invention that the N+ drain doping region 12 is not aligned with the edge of the gate 21 and is pulled back away from the edge of the gate by a distance L. By doing this, the voltage drop of drain side is increased and the time dependent dielectric breakdown (TDDB) of the gate dielectric layer 24 between the gate 21 and the drain is improved.
- TDDB time dependent dielectric breakdown
- An N type lightly doped region 14 is disposed between the edge of the gate 21 and the N+ drain doping region 12 . The N type lightly doped region 14 extends laterally underneath a sidewall spacer 22 a that is formed on a sidewall of the gate 21 .
- an N+ source doping region 13 is implanted into a P well 20 within the active area 18 .
- the P well 20 has a second concentration of P type dopants that is higher than the first concentration.
- the N+ source doping region 13 is substantially aligned with the edge of the gate 21 .
- An N type lightly doped region 15 is provided underneath the sidewall spacer 22 b opposite to the sidewall spacer 22 a. Since the N+ drain doping region 12 is formed in the P type silicon substrate 10 instead of formed in a P well, the hot carrier injection (HCI) effect can be reduced.
- HCI hot carrier injection
- a channel region 30 is defined between the N type lightly doped region 14 and the N type lightly doped region 15 under the gate 21 .
- the channel region 30 may comprise a first portion 30 a of the P well 20 and a second portion 30 b of the P type silicon substrate 10 . Accordingly, the high-voltage NMOS transistor 1 has different P type doping concentrations across the channel region 30 .
- a gate dielectric layer 24 such as silicon dioxide is formed between the gate 21 and the channel region 30 .
- the gate 21 may comprise two portions: the first portion 21 a and the second portion 21 b.
- the first portion 21 a of the gate 21 has a first concentration of N type dopants.
- the second portion 21 b which is proximate to the N+ drain doping region 12 , has a second concentration of N type dopants. According to this invention, the second concentration may be lower than the first concentration.
- the second portion 21 b and the extended N type lightly doped region 14 may be formed concurrently by masking the gate 21 , the sidewall spacer 22 a and a portion of the active area 18 during the N+ source/drain ion implantation process with a source/drain block layer 32 . It should be noted that the boundary between portions 21 a and 21 b may be aligned with the boundary between the P well 20 and the substrate 10 or not. Since the second portion 21 b has a reduced gate dopant concentration, the TDDB characteristic of the gate dielectric layer 24 between the gate 21 and the drain is significantly improved.
- the high-voltage NMOS transistor 1 can be operated under the following conditions, for example, including: a gate voltage of ⁇ 2V ⁇ 0V, a source voltage of ⁇ 4V, a drain voltage of ⁇ 4V and a substrate voltage of ⁇ 4V. It is one germane feature of this invention that the drain terminal can be negatively biased.
- FIG. 4 is a schematic, cross-sectional diagram showing a high-voltage NMOS transistor structure in accordance with another embodiment of this invention, wherein like numeral numbers designate like regions, layers or elements.
- the high-voltage NMOS transistor 1 a comprises a gate 21 overlying an active area surrounded by an STI region 16 , an N+drain doping region 12 and an N+ source doping region 13 in the P well 20 , and deep N well 11 in the P type silicon substrate 10 for bulk isolation.
- the N+ drain doping region 12 is pulled back away from the edge of the gate 21 by a distance L for increasing the drain side voltage drop and improving TDDB.
- An N type lightly doped region 14 is disposed between the edge of the gate 21 and the N+ drain doping region 12 .
- the N type lightly doped region 14 extends laterally underneath a sidewall spacer 22 a that is formed on a sidewall of the gate 21 .
- An N type lightly doped region 15 is provided underneath the sidewall spacer 22 b opposite to the sidewall spacer 22 a.
- the gate 21 may comprise two portions: the first portion 21 a and the second portion 21 b.
- the first portion 21 a of the gate 21 has a first concentration of N type dopants.
- the second portion 21 b which is proximate to the N+ drain doping region 12 , has a second concentration of N type dopants. According to this invention, the second concentration is lower than the first concentration.
- FIG. 5 is a schematic, cross-sectional diagram showing a symmetric high-voltage NMOS transistor structure in accordance with yet another embodiment of this invention, wherein like numeral numbers designate like regions, layers or elements.
- the high-voltage NMOS transistor 1 b comprises a gate 21 overlying an active area surrounded by an STI region 16 , an N+ drain doping region 12 and an N+ source doping region 42 both in a P well 20 , and deep N well 11 in the P type silicon substrate 10 for bulk isolation.
- the N+ drain doping region 12 and the N+ source doping region 42 are both pulled back away from the edge of the gate 21 by distance L 1 and distance L 2 respectively.
- the distance L 1 is equal to distance L 2 .
- An N type lightly doped region 14 is disposed between the edge of the gate 21 and the N+ drain doping region 12 .
- the N type lightly doped region 14 extends laterally underneath a sidewall spacer 22 a.
- An N type lightly doped region 44 is disposed between the other edge of the gate 21 and the N+ source doping region 42 .
- the N type lightly doped region 44 extends laterally underneath a sidewall spacer 22 b opposite to the sidewall spacer 22 a.
- the gate 21 may comprise three portions: the first portion 21 a, the second portion 21 b and the third portion 21 c.
- the first portion 21 a is sandwiched between the second and third portions 21 b and 21 c.
- the first portion 21 a of the gate 21 has a first concentration of N type dopants.
- the second portion 21 b which is proximate to the N+ drain doping region 12 , has a second concentration of N type dopants.
- the third portion 21 c which is proximate to the N+ source doping region 42 , has a third concentration of N type dopants.
- the first concentration is higher than the second or third concentration.
- the second concentration is substantially equal to the third concentration.
- FIG. 6 is a schematic, cross-sectional diagram showing a high-voltage NMOS transistor structure in accordance with yet another embodiment of this invention, wherein like numeral numbers designate like regions, layers or elements.
- the high-voltage NMOS transistor 1 c comprises a gate 21 overlying an active area surrounded by an STI region 16 , an N+ source doping region 13 proximate to the spacer 22 b in a P well 20 , an N type lightly doped region 15 underneath the spacer 22 b, and deep N well 11 in the P type silicon substrate 10 for bulk isolation.
- the high-voltage NMOS transistor 1 c further comprises a drain structure 50 in the P well 20 .
- the drain structure 50 is proximate to the spacer 22 a and comprises a first N+ doping region 52 spaced apart from a second N+ doping region 54 that is proximate to the gate 21 .
- the drain structure 50 further comprises a first N type lightly doped region 62 interposed between the first and second N+ doping regions 52 and 54 , and a second N type lightly doped region 64 disposed underneath the spacer 22 a.
- a source/drain block layer may be disposed above the first N type lightly doped region 62 during the N+ source/drain ion implantation process that is otherwise self-aligned with the gate 21 and the spacers 22 a and 22 b.
- the unique drain structure 50 has increased series resistance and the TDDB characteristic can be improved.
- FIG. 7 is a schematic, cross-sectional diagram showing a symmetric high-voltage NMOS transistor structure in accordance with yet another embodiment of this invention, wherein like numeral numbers designate like regions, layers or elements.
- the high-voltage NMOS transistor 1 d comprises a gate 21 overlying an active area surrounded by an STI region 16 , a drain structure 50 and a source structure 70 in a P well 20 , and deep N well 11 in the P type silicon substrate 10 for bulk isolation.
- the drain structure 50 of the high-voltage NMOS transistor 1 d may be identical to that as set forth in FIG. 6 .
- the drain structure 50 is proximate to the spacer 22 a and comprises a first N+ doping region 52 spaced apart from a second N+ doping region 54 that is proximate to the gate 21 .
- the drain structure 50 further comprises a first N type lightly doped region 62 interposed between the first and second N+ doping regions 52 and 54 , and a second N type lightly doped region 64 disposed underneath the spacer 22 a.
- the source structure 70 may be a mirror image of the drain structure 50 .
- the source structure 70 is proximate to the spacer 22 b and comprises a first N+ doping region 72 spaced apart from a second N+ doping region 74 that is proximate to the gate 21 .
- the drain structure 70 further comprises a first N type lightly doped region 82 interposed between the first and second N+ doping regions 72 and 74 , and a second N type lightly doped region 84 disposed underneath the spacer 22 b.
- FIG. 8 is a schematic, cross-sectional diagram showing a asymmetric high-voltage NMOS transistor structure in accordance with yet another embodiment of this invention, wherein like numeral numbers designate like regions, layers or elements.
- the high-voltage NMOS transistor 1 e comprises a gate 21 overlying an active area surrounded by an STI region 16 , a drain structure 50 in the P type silicon substrate 10 , and deep N well 11 in the P type silicon substrate 10 for bulk isolation.
- the drain structure 50 of the high-voltage NMOS transistor 1 e may be substantially identical to that as set forth in FIG. 6 except for that the drain structure 50 is not formed in the P well 20 .
- an N+ source doping region 42 is provided in the P well 20 .
- the N+ source doping region 42 is pulled back away from the edge of the gate 21 by distance L 2 .
- An N type lightly doped region 44 is disposed between the edge of the gate 21 and the N+ source doping region 42 .
- the N type lightly doped region 44 extends laterally underneath a sidewall spacer 22 b opposite to the sidewall spacer 22 a.
- the gate 21 may comprise two portions: the first portion 21 a and the second portion 21 b.
- the first portion 21 a of the gate 21 has a first concentration of N type dopants.
- the second portion 21 b which is proximate to the N+ source doping region 42 , has a second concentration of N type dopants. According to this invention, the first concentration may be higher than the second concentration.
- the channel region 30 may comprise a first portion 30 a of the P well 20 and a second portion 30 b of the P type silicon substrate 10 . Accordingly, the high-voltage NMOS transistor 1 e has different P type doping concentrations across the channel region 30 .
- the present invention high-voltage MOS transistor at least includes the following features.
- the present invention high-voltage MOS transistor is compatible with standard CMOS processes and no additional cost is required.
- the deep N well may be introduced for bulk isolation.
- the drain structure is formed in the native P type silicon substrate, while the source terminal is formed in the P well. By doing this, the hot carrier injection (HCI) effect is reduced.
- HCI hot carrier injection
- the gate doping concentration may be reduced at gate/drain overlapping region to increase TDDB of gate oxide in the gate/drain overlapping region.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Thin Film Transistor (AREA)
Abstract
A high-voltage MOS transistor includes a gate overlying an active area of a semiconductor substrate; a drain doping region pulled back away from an edge of the gate by a distance L; a first lightly doped region between the gate and the drain doping region; a source doping region in a first ion well; and a second lightly doped region between the gate and the source doping region.
Description
- 1. Field of the Invention
- The present invention relates to a high-voltage device structure. More particularly, the present invention relates to a high-voltage metal-oxide-semiconductor (HVMOS) device structure.
- 2. Description of the Prior Art
- High-voltage metal-oxide-semiconductors are MOS devices for use under high voltages, which may be, but not limited to, voltages higher than the voltage supplied to the I/O circuit. HVMOS devices may function as switches and are broadly utilized in audio output drivers, CPU power supplies, power management systems, AC/DC converters, LCD or plasma television drivers, automobile electronic components, PC peripheral devices, small DC motor controllers, and other consumer electronic devices.
-
FIG. 1 is a schematic, cross-sectional view of a conventional high-voltage NMOS device. As shown inFIG. 1 , the high-voltage NMOS device 101 includes agate 210 overlying an area of aP type substrate 100, a deep N well (DNW) 110 formed in thesubstrate 100, an N well 120 formed in thesubstrate 100 proximate afirst edge 210 a of thegate 210 and doped with a first concentration of an N type dopant, achannel region 130 doped with a first concentration of a P type dopant underlying a portion of thegate 210 adjacent the N well 120, a shallow trench isolation (STI)region 160 formed in the first portion of the N well 120, and anN+ tap region 150 to the second portion of the N well 120 distal from thefirst edge 210 a of thegate 210. An Ntype source region 155 including an N+ region and an N type lightly dopedregion 155 b is formed in the P well 140 proximate asecond edge 210 b of thegate 210 opposite to thefirst edge 210 a. - The
N+ tap region 150 is formed between theSTI region 160 and theSTI region 162. TheN+ tap region 150 is not self-aligned with thegate 210 but is separated from thegate 210 by a distance D. The above-described high-voltage NMOS device 101 utilizesSTI region 160 to drop drain voltage and makes high drain sustained voltage. Besides, the above-described high-voltage NMOS device 101 can use well implant to form drain terminal. - However, the above-described high-
voltage NMOS device 101 cannot be operated when the drain is negatively biased because the junction between theDNW 110 and theP type substrate 100 will be turned on and thus causes leakage. In some circumstances, it is desirable to have a high-voltage NMOS device and the drain terminal thereof can be negatively biased. - It is one objective of this invention to provide an improved HVMOS device structure that is COMS compatible and is operable when the drain terminal is negatively biased.
- It is another objective of this invention to provide an improved HVMOS device structure with improved time dependent dielectric breakdown (TDDB) characteristic and reduced hot carrier injection (HCI) effect.
- To these ends, according to one aspect of the present invention, there is provided a high-voltage MOS transistor comprising a gate overlying an active area of a semiconductor substrate; a drain doping region of a first conductivity type pulled back away from an edge of the gate by a distance L; a first lightly doped region of the first conductivity type between the gate and the drain doping region; a source doping region of the first conductivity type in a first ion well of a second conductivity type; and a second lightly doped region of the first conductivity type between the gate and the source doping region.
- From one aspect of this invention, a high-voltage MOS transistor comprises a gate overlying an active area of a semiconductor substrate; a drain structure of a first conductivity type at one side of the gate, wherein the drain structure comprises a first heavily doping region spaced apart from a second heavily doping region that is proximate to the gate, a first lightly doped region interposed between the first and second heavily doping regions, and a second lightly doped region between the gate and the second heavily doping region; a source doping region of the first conductivity type in a first ion well of a second conductivity type at the other side of the gate; and a third lightly doped region of the first conductivity type between the gate and the source doping region.
- These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
-
FIG. 1 is a schematic, cross-sectional diagram illustrating a conventional high-voltage NMOS device. -
FIG. 2 is an exemplary layout of the improved HVMOS structure in accordance with one embodiment of this invention. -
FIG. 3 is a schematic, cross-sectional view taken alone line I-I′ ofFIG. 2 . -
FIG. 4 is a schematic, cross-sectional diagram showing a high-voltage NMOS transistor structure in accordance with another embodiment of this invention. -
FIG. 5 is a schematic, cross-sectional diagram showing a symmetric high-voltage NMOS transistor structure in accordance with yet another embodiment of this invention. -
FIG. 6 is a schematic, cross-sectional diagram showing a high-voltage NMOS transistor structure in accordance with yet another embodiment of this invention. -
FIG. 7 is a schematic, cross-sectional diagram showing a symmetric high-voltage NMOS transistor structure in accordance with yet another embodiment of this invention. -
FIG. 8 is a schematic, cross-sectional diagram showing an asymmetric high-voltage NMOS transistor structure in accordance with yet another embodiment of this invention. - The present invention has been particularly shown and described with respect to certain embodiments and specific features thereof. The embodiments set forth hereinbelow are to be taken as illustrative rather than limiting. It should be readily apparent to those of ordinary skill in the art that various changes and modifications in form and detail may be made without departing from the spirit and scope of the invention.
- The exemplary structures of HVMOS transistor according to the present invention are described in detail. The improved HVMOS transistor structure is described for a high-voltage NMOS transistor, but it should be understood by those skilled in the art that by reversing the polarity of the conductive dopants high-voltage PMOS transistors can be made.
-
FIG. 2 is an exemplary layout of the improved high-voltage NMOS transistor structure in accordance with one embodiment of this invention.FIG. 3 is a schematic, cross-sectional view taken alone line I-I′ ofFIG. 2 . As shown inFIGS. 2 and 3 , the high-voltage NMOS transistor 1 is formed in an active area or oxide defined (OD)area 18 that is surrounded by a shallow trench isolation (STI)region 16. The high-voltage NMOS transistor 1 comprises agate 21 overlying theactive area 18. Thegate 21 may comprise polysilicon, metal, silicide or a combination thereof. The high-voltage NMOS transistor 1 further comprises a deep N well (DNW) 11 formed in the Ptype silicon substrate 10 for bulk isolation. It is worth noted that the DNW 11 may be omitted in some PMOS cases. - On one side of the
gate 21, an N+drain doping region 12 is implanted into theactive area 18 of the Ptype silicon substrate 10 that has a first concentration of P type dopants. It is one germane feature of this invention that the N+drain doping region 12 is not aligned with the edge of thegate 21 and is pulled back away from the edge of the gate by a distance L. By doing this, the voltage drop of drain side is increased and the time dependent dielectric breakdown (TDDB) of the gatedielectric layer 24 between thegate 21 and the drain is improved. An N type lightly dopedregion 14 is disposed between the edge of thegate 21 and the N+drain doping region 12. The N type lightly dopedregion 14 extends laterally underneath asidewall spacer 22 a that is formed on a sidewall of thegate 21. - On the other side of the
gate 21, an N+source doping region 13 is implanted into aP well 20 within theactive area 18. TheP well 20 has a second concentration of P type dopants that is higher than the first concentration. The N+source doping region 13 is substantially aligned with the edge of thegate 21. An N type lightly dopedregion 15 is provided underneath thesidewall spacer 22 b opposite to thesidewall spacer 22 a. Since the N+drain doping region 12 is formed in the Ptype silicon substrate 10 instead of formed in a P well, the hot carrier injection (HCI) effect can be reduced. - A
channel region 30 is defined between the N type lightly dopedregion 14 and the N type lightly dopedregion 15 under thegate 21. As best seen inFIG. 3 , thechannel region 30 may comprise afirst portion 30 a of theP well 20 and asecond portion 30 b of the Ptype silicon substrate 10. Accordingly, the high-voltage NMOS transistor 1 has different P type doping concentrations across thechannel region 30. A gatedielectric layer 24 such as silicon dioxide is formed between thegate 21 and thechannel region 30. - It is another feature of the present invention that the
gate 21 may comprise two portions: thefirst portion 21 a and thesecond portion 21 b. Thefirst portion 21 a of thegate 21 has a first concentration of N type dopants. Thesecond portion 21 b, which is proximate to the N+drain doping region 12, has a second concentration of N type dopants. According to this invention, the second concentration may be lower than the first concentration. - For example, the
second portion 21 b and the extended N type lightly dopedregion 14 may be formed concurrently by masking thegate 21, thesidewall spacer 22 a and a portion of theactive area 18 during the N+ source/drain ion implantation process with a source/drain block layer 32. It should be noted that the boundary betweenportions substrate 10 or not. Since thesecond portion 21 b has a reduced gate dopant concentration, the TDDB characteristic of thegate dielectric layer 24 between thegate 21 and the drain is significantly improved. - As best seen in
FIG. 3 , the high-voltage NMOS transistor 1 can be operated under the following conditions, for example, including: a gate voltage of −2V˜0V, a source voltage of −4V, a drain voltage of −4V and a substrate voltage of −4V. It is one germane feature of this invention that the drain terminal can be negatively biased. -
FIG. 4 is a schematic, cross-sectional diagram showing a high-voltage NMOS transistor structure in accordance with another embodiment of this invention, wherein like numeral numbers designate like regions, layers or elements. As shown inFIG. 4 , the high-voltage NMOS transistor 1 a comprises agate 21 overlying an active area surrounded by anSTI region 16, an N+drain doping region 12 and an N+source doping region 13 in the P well 20, and deep N well 11 in the Ptype silicon substrate 10 for bulk isolation. - Likewise, the N+
drain doping region 12 is pulled back away from the edge of thegate 21 by a distance L for increasing the drain side voltage drop and improving TDDB. An N type lightly dopedregion 14 is disposed between the edge of thegate 21 and the N+drain doping region 12. The N type lightly dopedregion 14 extends laterally underneath asidewall spacer 22 a that is formed on a sidewall of thegate 21. An N type lightly dopedregion 15 is provided underneath thesidewall spacer 22 b opposite to thesidewall spacer 22 a. Thegate 21 may comprise two portions: thefirst portion 21 a and thesecond portion 21 b. Thefirst portion 21 a of thegate 21 has a first concentration of N type dopants. Thesecond portion 21 b, which is proximate to the N+drain doping region 12, has a second concentration of N type dopants. According to this invention, the second concentration is lower than the first concentration. -
FIG. 5 is a schematic, cross-sectional diagram showing a symmetric high-voltage NMOS transistor structure in accordance with yet another embodiment of this invention, wherein like numeral numbers designate like regions, layers or elements. As shown inFIG. 5 , the high-voltage NMOS transistor 1 b comprises agate 21 overlying an active area surrounded by anSTI region 16, an N+drain doping region 12 and an N+source doping region 42 both in a P well 20, and deep N well 11 in the Ptype silicon substrate 10 for bulk isolation. The N+drain doping region 12 and the N+source doping region 42 are both pulled back away from the edge of thegate 21 by distance L1 and distance L2 respectively. In one embodiment, the distance L1 is equal to distance L2. - An N type lightly doped
region 14 is disposed between the edge of thegate 21 and the N+drain doping region 12. The N type lightly dopedregion 14 extends laterally underneath asidewall spacer 22 a. An N type lightly dopedregion 44 is disposed between the other edge of thegate 21 and the N+source doping region 42. The N type lightly dopedregion 44 extends laterally underneath asidewall spacer 22 b opposite to thesidewall spacer 22 a. - The
gate 21 may comprise three portions: thefirst portion 21 a, thesecond portion 21 b and thethird portion 21 c. Thefirst portion 21 a is sandwiched between the second andthird portions first portion 21 a of thegate 21 has a first concentration of N type dopants. Thesecond portion 21 b, which is proximate to the N+drain doping region 12, has a second concentration of N type dopants. Thethird portion 21 c, which is proximate to the N+source doping region 42, has a third concentration of N type dopants. According to this invention, the first concentration is higher than the second or third concentration. In one embodiment, the second concentration is substantially equal to the third concentration. -
FIG. 6 is a schematic, cross-sectional diagram showing a high-voltage NMOS transistor structure in accordance with yet another embodiment of this invention, wherein like numeral numbers designate like regions, layers or elements. As shown inFIG. 6 , the high-voltage NMOS transistor 1 c comprises agate 21 overlying an active area surrounded by anSTI region 16, an N+source doping region 13 proximate to thespacer 22 b in a P well 20, an N type lightly dopedregion 15 underneath thespacer 22 b, and deep N well 11 in the Ptype silicon substrate 10 for bulk isolation. - The high-voltage NMOS transistor 1 c further comprises a
drain structure 50 in the P well 20. Thedrain structure 50 is proximate to thespacer 22 a and comprises a firstN+ doping region 52 spaced apart from a secondN+ doping region 54 that is proximate to thegate 21. Thedrain structure 50 further comprises a first N type lightly dopedregion 62 interposed between the first and secondN+ doping regions region 64 disposed underneath thespacer 22 a. To form thedrain structure 50 and the N+source doping region 13, for example, a source/drain block layer may be disposed above the first N type lightly dopedregion 62 during the N+ source/drain ion implantation process that is otherwise self-aligned with thegate 21 and thespacers unique drain structure 50 has increased series resistance and the TDDB characteristic can be improved. -
FIG. 7 is a schematic, cross-sectional diagram showing a symmetric high-voltage NMOS transistor structure in accordance with yet another embodiment of this invention, wherein like numeral numbers designate like regions, layers or elements. As shown inFIG. 7 , the high-voltage NMOS transistor 1 d comprises agate 21 overlying an active area surrounded by anSTI region 16, adrain structure 50 and asource structure 70 in a P well 20, and deep N well 11 in the Ptype silicon substrate 10 for bulk isolation. Thedrain structure 50 of the high-voltage NMOS transistor 1 d may be identical to that as set forth inFIG. 6 . - Likewise, the
drain structure 50 is proximate to thespacer 22 a and comprises a firstN+ doping region 52 spaced apart from a secondN+ doping region 54 that is proximate to thegate 21. Thedrain structure 50 further comprises a first N type lightly dopedregion 62 interposed between the first and secondN+ doping regions region 64 disposed underneath thespacer 22 a. Thesource structure 70 may be a mirror image of thedrain structure 50. Thesource structure 70 is proximate to thespacer 22 b and comprises a firstN+ doping region 72 spaced apart from a secondN+ doping region 74 that is proximate to thegate 21. Thedrain structure 70 further comprises a first N type lightly dopedregion 82 interposed between the first and secondN+ doping regions region 84 disposed underneath thespacer 22 b. -
FIG. 8 is a schematic, cross-sectional diagram showing a asymmetric high-voltage NMOS transistor structure in accordance with yet another embodiment of this invention, wherein like numeral numbers designate like regions, layers or elements. As shown inFIG. 8 , the high-voltage NMOS transistor 1 e comprises agate 21 overlying an active area surrounded by anSTI region 16, adrain structure 50 in the Ptype silicon substrate 10, and deep N well 11 in the Ptype silicon substrate 10 for bulk isolation. Thedrain structure 50 of the high-voltage NMOS transistor 1 e may be substantially identical to that as set forth inFIG. 6 except for that thedrain structure 50 is not formed in the P well 20. On the other side of the gate 21 (opposite to the drain structure 50), an N+source doping region 42 is provided in the P well 20. The N+source doping region 42 is pulled back away from the edge of thegate 21 by distance L2. An N type lightly dopedregion 44 is disposed between the edge of thegate 21 and the N+source doping region 42. The N type lightly dopedregion 44 extends laterally underneath asidewall spacer 22 b opposite to thesidewall spacer 22 a. - The
gate 21 may comprise two portions: thefirst portion 21 a and thesecond portion 21 b. Thefirst portion 21 a of thegate 21 has a first concentration of N type dopants. Thesecond portion 21 b, which is proximate to the N+source doping region 42, has a second concentration of N type dopants. According to this invention, the first concentration may be higher than the second concentration. Thechannel region 30 may comprise afirst portion 30 a of the P well 20 and asecond portion 30 b of the Ptype silicon substrate 10. Accordingly, the high-voltage NMOS transistor 1 e has different P type doping concentrations across thechannel region 30. - To sum up, the present invention high-voltage MOS transistor at least includes the following features.
- (i) The present invention high-voltage MOS transistor is compatible with standard CMOS processes and no additional cost is required.
- (ii) The deep N well (DNW) may be introduced for bulk isolation.
- (iii) In some embodiments, the drain structure is formed in the native P type silicon substrate, while the source terminal is formed in the P well. By doing this, the hot carrier injection (HCI) effect is reduced.
- (iv) The gate doping concentration may be reduced at gate/drain overlapping region to increase TDDB of gate oxide in the gate/drain overlapping region.
- (v) The N+ drain doping regions that is pulled back away from the edge of the gate increase the voltage drop of drain side and improve TDDB.
- (vi) The introduction of the source/drain block layer during the N+ source/drain ion implantation process creates a
unique drain structure 50 having increased series resistance and improved TDDB characteristic. - Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention.
Claims (19)
1. A high-voltage MOS transistor, comprising:
a gate overlying an active area of a semiconductor substrate;
a drain doping region of a first conductivity type pulled back away from an edge of the gate by a distance L;
a first lightly doped region of the first conductivity type between the gate and the drain doping region;
a source doping region of the first conductivity type in a first ion well of a second conductivity type; and
a second lightly doped region of the first conductivity type between the gate and the source doping region.
2. The high voltage MOS transistor according to claim 1 , wherein the semiconductor substrate is of the second conductivity type, the high voltage MOS transistor further comprises a second ion well of the first conductivity type in the semiconductor substrate for bulk isolation, wherein the first ion well is above the second ion well.
3. The high voltage MOS transistor according to claim 1 wherein a channel region is defined between the first and second lightly doped regions under the gate.
4. The high voltage MOS transistor according to claim 3 wherein the channel region comprises a first portion of the first ion well and a second portion of the semiconductor substrate.
5. The high voltage MOS transistor according to claim 3 further comprising a gate dielectric layer between the gate and the channel region.
6. The high voltage MOS transistor according to claim 1 wherein the gate comprises two portions: a first portion and a second portion, and wherein the first portion of the gate has a first concentration of dopants, the second portion, which is proximate to the drain doping region, has a second concentration of dopants.
7. The high voltage MOS transistor according to claim 6 wherein the second concentration is lower than the first concentration.
8. The high voltage MOS transistor according to claim 2 wherein the drain doping region is formed in the semiconductor substrate above the second ion well.
9. The high voltage MOS transistor according to claim 1 wherein the source doping region and the drain doping region are both formed in the first ion well.
10. The high voltage MOS transistor according to claim 1 wherein a shallow trench isolation (STI) region surrounds the active area.
11. The high voltage MOS transistor according to claim 1 wherein the gate comprises a sidewall spacer.
12. A high-voltage MOS transistor, comprising:
a gate overlying an active area of a semiconductor substrate;
a drain structure of a first conductivity type at one side of the gate, wherein the drain structure comprises a first heavily doping region spaced apart from a second heavily doping region that is proximate to the gate, a first lightly doped region interposed between the first and second heavily doping regions, and a second lightly doped region between the gate and the second heavily doping region;
a source doping region of the first conductivity type in a first ion well of a second conductivity type at the other side of the gate; and
a third lightly doped region of the first conductivity type between the gate and the source doping region.
13. The high voltage MOS transistor according to claim 12 , wherein the semiconductor substrate is of the second conductivity type, the high voltage MOS transistor further comprises a second ion well of the first conductivity type in the semiconductor substrate for bulk isolation, wherein the first ion well is above the second ion well.
14. The high voltage MOS transistor according to claim 12 wherein the drain structure is not formed in the first ion well.
15. The high voltage MOS transistor according to claim 12 wherein the drain structure, the source doping region and the third lightly doped region are formed in the first ion well.
16. The high voltage MOS transistor according to claim 12 wherein the gate comprises two portions: a first portion and a second portion, and wherein the first portion of the gate has a first concentration of dopants, the second portion, which is proximate to the drain doping region, has a second concentration of dopants.
17. The high voltage MOS transistor according to claim 16 wherein the second concentration is lower than the first concentration.
18. The high voltage MOS transistor according to claim 12 wherein a shallow trench isolation (STI) region surrounds the active area.
19. The high voltage MOS transistor according to claim 12 wherein the gate comprises a sidewall spacer.
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/345,676 US20100164018A1 (en) | 2008-12-30 | 2008-12-30 | High-voltage metal-oxide-semiconductor device |
TW098112636A TWI382538B (en) | 2008-12-30 | 2009-04-16 | Metal oxide semiconductor transistor structure |
CN2009101310894A CN101771078B (en) | 2008-12-30 | 2009-04-22 | Metal-oxide semiconductor transistor construction |
US13/419,443 US8587056B2 (en) | 2008-12-30 | 2012-03-14 | High-voltage metal-oxide-semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/345,676 US20100164018A1 (en) | 2008-12-30 | 2008-12-30 | High-voltage metal-oxide-semiconductor device |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/419,443 Division US8587056B2 (en) | 2008-12-30 | 2012-03-14 | High-voltage metal-oxide-semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20100164018A1 true US20100164018A1 (en) | 2010-07-01 |
Family
ID=42283839
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/345,676 Abandoned US20100164018A1 (en) | 2008-12-30 | 2008-12-30 | High-voltage metal-oxide-semiconductor device |
US13/419,443 Active 2029-02-03 US8587056B2 (en) | 2008-12-30 | 2012-03-14 | High-voltage metal-oxide-semiconductor device |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/419,443 Active 2029-02-03 US8587056B2 (en) | 2008-12-30 | 2012-03-14 | High-voltage metal-oxide-semiconductor device |
Country Status (3)
Country | Link |
---|---|
US (2) | US20100164018A1 (en) |
CN (1) | CN101771078B (en) |
TW (1) | TWI382538B (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103178097A (en) * | 2011-12-23 | 2013-06-26 | 台湾积体电路制造股份有限公司 | Dummy gate for a high voltage transistor device |
US20140103433A1 (en) * | 2009-03-18 | 2014-04-17 | Mediatek Inc. | High-voltage metal-dielectric-semiconductor device and method of the same |
US20150001637A1 (en) * | 2013-06-27 | 2015-01-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal oxide semiconductor field effect transistor having variable thickness gate dielectric and method of making the same |
US20150137233A1 (en) * | 2013-11-21 | 2015-05-21 | Microsemi SoC Corporation | High voltage device fabricated using low-voltage processes |
CN104733370A (en) * | 2013-12-23 | 2015-06-24 | 上海华虹宏力半导体制造有限公司 | High-voltage well isolating method |
US9859417B2 (en) * | 2016-05-24 | 2018-01-02 | United Microelectronics Corp. | High-voltage metal-oxide-semiconductor transistor and fabrication method thereof |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012129348A (en) * | 2010-12-15 | 2012-07-05 | Sanken Electric Co Ltd | Semiconductor device and method of manufacturing semiconductor device |
US9583564B2 (en) * | 2013-03-15 | 2017-02-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Isolation structure |
CN104362173A (en) * | 2014-10-24 | 2015-02-18 | 中国人民解放军国防科学技术大学 | Structure for boosting MOS (metal oxide semiconductor) breakdown voltage |
US9960229B2 (en) * | 2016-06-24 | 2018-05-01 | Infineon Technologies Ag | Semiconductor device including a LDMOS transistor |
CN108305898B (en) * | 2017-01-12 | 2020-11-24 | 立锜科技股份有限公司 | Metal oxide semiconductor element for improving threshold voltage slide and manufacturing method thereof |
KR20220093988A (en) * | 2020-12-28 | 2022-07-05 | 삼성전자주식회사 | Semiconductor device and electronic system |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5642295A (en) * | 1990-11-23 | 1997-06-24 | Texas Instruments Incorporated | Systems utilizing a single chip microcontroller having non-volatile memory devices and power devices |
US6235602B1 (en) * | 1997-03-12 | 2001-05-22 | Mitsubishi Denki Kabushiki Kaisha | Method for fabricating semiconductor device |
US6569742B1 (en) * | 1998-12-25 | 2003-05-27 | Hitachi, Ltd. | Method of manufacturing semiconductor integrated circuit device having silicide layers |
US20050179078A1 (en) * | 2004-02-17 | 2005-08-18 | Chang-Hyun Lee | Non-volatile memory devices including high-voltage transistors and methods of fabricating the same |
US20060071269A1 (en) * | 2000-05-03 | 2006-04-06 | Linear Technology Corporation | High voltage MOS transistor with up-retro well |
US20070020832A1 (en) * | 2005-07-25 | 2007-01-25 | Hongning Yang | Semiconductor devices and method of fabrication |
US20080023760A1 (en) * | 2006-07-28 | 2008-01-31 | Broadcom Corporation | Semiconductor device with increased breakdown voltage |
US7344947B2 (en) * | 2006-03-10 | 2008-03-18 | Texas Instruments Incorporated | Methods of performance improvement of HVMOS devices |
US20100006934A1 (en) * | 2008-07-09 | 2010-01-14 | Ru-Yi Su | Gate Electrodes of HVMOS Devices Having Non-Uniform Doping Concentrations |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7939881B2 (en) * | 2007-02-09 | 2011-05-10 | Sanyo Electric Co., Ltd. | Semiconductor device |
-
2008
- 2008-12-30 US US12/345,676 patent/US20100164018A1/en not_active Abandoned
-
2009
- 2009-04-16 TW TW098112636A patent/TWI382538B/en active
- 2009-04-22 CN CN2009101310894A patent/CN101771078B/en active Active
-
2012
- 2012-03-14 US US13/419,443 patent/US8587056B2/en active Active
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5642295A (en) * | 1990-11-23 | 1997-06-24 | Texas Instruments Incorporated | Systems utilizing a single chip microcontroller having non-volatile memory devices and power devices |
US6235602B1 (en) * | 1997-03-12 | 2001-05-22 | Mitsubishi Denki Kabushiki Kaisha | Method for fabricating semiconductor device |
US6569742B1 (en) * | 1998-12-25 | 2003-05-27 | Hitachi, Ltd. | Method of manufacturing semiconductor integrated circuit device having silicide layers |
US20060071269A1 (en) * | 2000-05-03 | 2006-04-06 | Linear Technology Corporation | High voltage MOS transistor with up-retro well |
US20050179078A1 (en) * | 2004-02-17 | 2005-08-18 | Chang-Hyun Lee | Non-volatile memory devices including high-voltage transistors and methods of fabricating the same |
US20070020832A1 (en) * | 2005-07-25 | 2007-01-25 | Hongning Yang | Semiconductor devices and method of fabrication |
US7344947B2 (en) * | 2006-03-10 | 2008-03-18 | Texas Instruments Incorporated | Methods of performance improvement of HVMOS devices |
US20080023760A1 (en) * | 2006-07-28 | 2008-01-31 | Broadcom Corporation | Semiconductor device with increased breakdown voltage |
US20100006934A1 (en) * | 2008-07-09 | 2010-01-14 | Ru-Yi Su | Gate Electrodes of HVMOS Devices Having Non-Uniform Doping Concentrations |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140103433A1 (en) * | 2009-03-18 | 2014-04-17 | Mediatek Inc. | High-voltage metal-dielectric-semiconductor device and method of the same |
CN103178097A (en) * | 2011-12-23 | 2013-06-26 | 台湾积体电路制造股份有限公司 | Dummy gate for a high voltage transistor device |
US20150001637A1 (en) * | 2013-06-27 | 2015-01-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal oxide semiconductor field effect transistor having variable thickness gate dielectric and method of making the same |
US9917168B2 (en) * | 2013-06-27 | 2018-03-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal oxide semiconductor field effect transistor having variable thickness gate dielectric |
US10957772B2 (en) | 2013-06-27 | 2021-03-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device having multiple wells |
US11769812B2 (en) | 2013-06-27 | 2023-09-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device having multiple wells and method of making |
US20150137233A1 (en) * | 2013-11-21 | 2015-05-21 | Microsemi SoC Corporation | High voltage device fabricated using low-voltage processes |
US9368623B2 (en) * | 2013-11-21 | 2016-06-14 | Microsemi SoC Corporation | High voltage device fabricated using low-voltage processes |
US9755072B2 (en) | 2013-11-21 | 2017-09-05 | Microsemi SoC Corporation | High voltage device fabricated using low-voltage processes |
CN104733370A (en) * | 2013-12-23 | 2015-06-24 | 上海华虹宏力半导体制造有限公司 | High-voltage well isolating method |
US9859417B2 (en) * | 2016-05-24 | 2018-01-02 | United Microelectronics Corp. | High-voltage metal-oxide-semiconductor transistor and fabrication method thereof |
US9985129B2 (en) | 2016-05-24 | 2018-05-29 | United Microelectronics Corp. | High-voltage metal-oxide-semiconductor transistor and fabrication method thereof |
Also Published As
Publication number | Publication date |
---|---|
US20120168862A1 (en) | 2012-07-05 |
CN101771078B (en) | 2012-02-01 |
CN101771078A (en) | 2010-07-07 |
TWI382538B (en) | 2013-01-11 |
TW201025604A (en) | 2010-07-01 |
US8587056B2 (en) | 2013-11-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8587056B2 (en) | High-voltage metal-oxide-semiconductor device | |
US20140103433A1 (en) | High-voltage metal-dielectric-semiconductor device and method of the same | |
US9748383B2 (en) | Transistor | |
US7485925B2 (en) | High voltage metal oxide semiconductor transistor and fabricating method thereof | |
US7671423B2 (en) | Resistor ballasted transistors | |
CN101626031B (en) | Semiconductor structure | |
US9224862B2 (en) | High voltage semiconductor device and method for fabricating the same | |
US7145203B2 (en) | Graded-junction high-voltage MOSFET in standard logic CMOS | |
US7344947B2 (en) | Methods of performance improvement of HVMOS devices | |
US8470658B2 (en) | Semiconductor integrated circuit device and method of fabricating the same | |
US7315067B2 (en) | Native high-voltage n-channel LDMOSFET in standard logic CMOS | |
US9716169B2 (en) | Lateral double diffused metal oxide semiconductor field-effect transistor | |
US20090166744A1 (en) | Semiconductor device with deep trench structure | |
US20090159968A1 (en) | BVDII Enhancement with a Cascode DMOS | |
US20110254096A1 (en) | Semiconductor device having non-silicide region in which no silicide is formed on diffusion layer | |
US10256340B2 (en) | High-voltage semiconductor device and method for manufacturing the same | |
US9583613B2 (en) | Metal oxide semiconductor devices and fabrication methods | |
US10128331B1 (en) | High-voltage semiconductor device and method for manufacturing the same | |
US9035381B2 (en) | Semiconductor device and method of fabricating the same | |
JP2006310770A (en) | High breakdown voltage semiconductor device and its manufacturing method | |
US11705514B2 (en) | MOS transistor structure with hump-free effect | |
EP3261126A1 (en) | High-voltage semiconductor device and method for manufacturing the same | |
US20070290291A1 (en) | High voltage devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MEDIATEK INC.,TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, MING-CHENG;CHENG, TAO;YANG, MING-TZONG;REEL/FRAME:022037/0494 Effective date: 20081222 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |