US20090035708A1 - Layer patterning using double exposure processes in a single photoresist layer - Google Patents
Layer patterning using double exposure processes in a single photoresist layer Download PDFInfo
- Publication number
- US20090035708A1 US20090035708A1 US11/831,099 US83109907A US2009035708A1 US 20090035708 A1 US20090035708 A1 US 20090035708A1 US 83109907 A US83109907 A US 83109907A US 2009035708 A1 US2009035708 A1 US 2009035708A1
- Authority
- US
- United States
- Prior art keywords
- photoresist
- layer
- opening
- parameter
- value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/20—Exposure; Apparatus therefor
- G03F7/2022—Multi-step exposure, e.g. hybrid; backside exposure; blanket exposure, e.g. for image reversal; edge exposure, e.g. for edge bead removal; corrective exposure
- G03F7/2024—Multi-step exposure, e.g. hybrid; backside exposure; blanket exposure, e.g. for image reversal; edge exposure, e.g. for edge bead removal; corrective exposure of the already developed image
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/26—Processing photosensitive materials; Apparatus therefor
- G03F7/38—Treatment before imagewise removal, e.g. prebaking
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/26—Processing photosensitive materials; Apparatus therefor
- G03F7/40—Treatment after imagewise removal, e.g. baking
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Microphotolithographic exposure; Apparatus therefor
- G03F7/70425—Imaging strategies, e.g. for increasing throughput or resolution, printing product fields larger than the image field or compensating lithography- or non-lithography errors, e.g. proximity correction, mix-and-match, stitching or double patterning
Definitions
- the present invention relates generally to layer patterning and more particularly to layer patterning using double exposure processes in a single photoresist layer.
- the present invention provides a structure fabrication method, comprising providing a structure which includes (a) a to-be-patterned layer, (b) a photoresist layer on top of the to-be-patterned layer wherein the photoresist layer includes a first opening, and (c) a cap region on side walls of the first opening, wherein a first top surface of the to-be-patterned layer is exposed to a surrounding ambient through the first opening; and then performing a first lithography process resulting in a second opening in the photoresist layer, wherein the second opening is different from the first opening, and wherein a second top surface of the to-be-patterned layer is exposed to a surrounding ambient through the second opening.
- the present invention provides a structure (and a method for forming the same) in which the double exposure processes can be carried out with pattern fidelity higher than that of the prior art.
- FIGS. 1A-1G show cross-section views used to illustrate a fabrication process of a semiconductor structure, in accordance with embodiments of the present invention.
- FIGS. 1A-1G show cross-section views used to illustrate a fabrication process of a semiconductor structure 100 , in accordance with embodiments of the present invention. More specifically, with reference to FIG. 1A , the fabrication process of the semiconductor structure 100 starts with a to-be-patterned layer 110 . Next, a photoresist layer 120 is formed on top of the to-be-patterned layer 110 . The photoresist layer 120 can be formed by a spin-on process followed by baking (called a post spin-on baking process).
- Positive-tone lithography means that after a photoresist layer is exposed to light through a reticle (not shown), regions of the photoresist layer exposed to light are developed away while other regions of the photoresist layer not exposed to light remain.
- the photoresist layer 120 is exposed to light (called a first exposure process) through a first reticle (not shown, but typically placed over the photoresist layer 120 ).
- the reticle contains clear and opaque features such that a region 121 of the photoresist layer 120 is exposed to light while other regions of the photoresist layer 120 are not exposed to light.
- the first exposure process also includes, after the photoresist layer 120 is exposed to light, baking the structure 100 at a high temperature (called a first post exposure baking process).
- a first post exposure baking process photo acids created in the region 121 as a result of the first exposure process chemically react with the photoresist material of the photoresist region 121 causing the region 121 to change from insoluble to soluble in a photoresist developer.
- the photoresist developer is used to develop away (remove) the exposed-to-light region 121 ( FIG. 1A ) of the photoresist layer 120 (called a first development process) resulting in a photoresist hole 122 in the patterned photoresist layer 120 , as shown in FIG. 1B .
- the intensity of energy reaching the photoresist layer 120 is at its highest at the center of the region 121 and decays toward the perimeter of the region 121 .
- a region 129 abutting the region 121 does not attain an acid concentration level required for inducing photoresist development. Therefore, when the region 121 is later removed, the region 129 remains and contains some photo acids (called residual photo acids).
- a cap layer 130 is formed on top of the entire structure 100 of FIG. 1B by, illustratively, a spin-on process such that the cap layer 130 completely fills the photoresist hole 122 .
- the cap layer 130 comprises a material which, when coming into direct physical contact with the residual photo acids at a high temperature, becomes (i) insoluble in a post capping rinse chemical (e.g., water) and (ii) capable of withstanding a subsequent development of the photoresist layer 120 during the formation of a photoresist hole 126 ( FIG. 1F ) in the photoresist layer 120 .
- a post capping rinse chemical e.g., water
- the cap layer 130 comprises a water-soluble polymer (or alcohol-soluble polymer) and can be formed by spin-applying the water-soluble polymer on top of the entire structure 100 of FIG. 1B .
- the structure 100 is baked to an elevated temperature such that the residual photo acids in the region 129 diffuse into cap regions 133 of the cap layer 130 via the side walls 123 .
- the diffused residual photo acids in the cap regions 133 catalyze cross-linking reactions (i.e., polymerization) in the cap regions 133 causing the cap regions 133 to change from originally soluble to insoluble in the above-mentioned post capping rinse chemical.
- the post capping rinse chemical is used to remove the entire cap layer 130 except the insoluble cap regions 133 such that the photoresist hole 122 is reopened and such that the top surface 112 of the to-be-patterned layer 110 is again exposed to the surrounding ambient through the reopened photoresist hole 122 as shown in FIG. 1D .
- This process can be referred to as the post capping rinse.
- the resulting cap regions 133 cover the side walls of the original photoresist hole 122 .
- the photoresist layer 120 is exposed to light (called a second exposure process) through a second reticle (not shown, but typically placed over the photoresist layer 120 ).
- the second reticle contains clear and opaque features such that a region 125 of the photoresist layer 120 is exposed to light while other regions of the photoresist layer 120 are not exposed to light.
- the second exposure process also includes, after the photoresist layer 120 is exposed to light, baking the structure 100 at a high temperature (called a second post exposure baking process).
- a second post exposure baking process photo acids created in the region 125 as a result of the second exposure process chemically react with the photoresist material of the photoresist region 125 causing the photoresist region 125 to change from insoluble to soluble in the photoresist developer (which was used in the first development process).
- the photoresist developer is used to develop away (remove) the exposed-to-light region 125 ( FIG. 1E ) of the photoresist layer 120 (called a second development process) resulting in a photoresist hole 126 in the patterned photoresist layer 120 , as shown in FIG. 1F .
- the top surface 112 of the to-be-patterned layer 110 is exposed to the surrounding ambient through the photoresist hole 126 .
- the cap regions 133 are insoluble in the photoresist developer. As a result, the side walls 123 of the original photoresist hole 122 are protected by the insoluble cap regions 133 from the second development process.
- the to-be-patterned layer 110 is anisotropically (in the direction defined by arrows 128 ) etched with the patterned photoresist layer 120 as a blocking mask resulting in the structure 100 of FIG. 1G .
- the same photoresist developer is used for both the first and second development processes.
- different photoresist developers can be used in the first and second development processes, provided that the cap regions 133 are able to withstand the second development process.
- the first and second lithography processes are positive-tone lithography.
- each of the first and second lithography processes can be either positive-tone lithography or negative-tone lithography, provided that the cap regions 133 are able to withstand the second development process of the second lithography process.
- the cap regions 133 are insoluble in the photoresist developer which is used in the second development process of the second lithography process, the cap regions 133 protect the side walls 123 of the photoresist hole 122 from the second development process of the second lithography process. In other words, the photoresist hole 122 which is formed in the first development process of the first lithography process is subsequently protected from the second development process of the second lithography process.
- the first and second lithography processes are in turn performed in which the cap regions 133 are used to protect the side walls/edges 123 of the photoresist hole 122 (created by the first lithography process) from the second lithography process.
- the cap regions 133 are not formed, and the first and second lithography processes are in turn performed such that the side walls/edges 123 of the photoresist hole 122 (resulting from the first lithography process) are not significantly affected by the second lithography process.
- first lithography process is performed using a first dose of exposure light for the first exposure process and a first post expose bake temperature for the first post exposure baking process.
- second lithography process is performed using a second dose of exposure light for the second exposure process and a second post expose bake temperature for the second post exposure baking process.
- the inventors of the present invention have found that, if the first dose of exposure light is lower (or higher) than the second dose of exposure light and if the first post expose bake temperature is higher (or lower) than the second post expose bake temperature, then the side walls 123 of the photoresist hole 122 resulting from the first lithography process are affected by the second lithography process at a lower degree than in the case in which both the first and second lithography processes are performed in the same conditions. For example, if (i) the first dose of exposure light is 25 mj and the first post expose bake temperature is 125° C.
- the side walls 123 of the photoresist hole 122 resulting from the first lithography process are affected by the second lithography process at a lower degree than in the case in which both the first and second lithography processes are performed using the same first dose of exposure light and at the same first post expose bake temperature (or using the same second dose of exposure light and at the same second post expose bake temperature).
- the first and second lithography processes are different with respect to dose of exposure light and post expose bake temperature. In an alternative embodiment, the first and second lithography processes are different with respect to dose of exposure light and developer concentration. Developer concentration is the concentration of a developer used in a development process.
- the first lithography process is performed using a third dose of exposure light for the first exposure process and a first developer concentration for the first development process.
- the second lithography process is performed using a fourth dose of exposure light for the second exposure process and a second developer concentration for the second development process.
- the inventors of the present invention have found that, if the third dose of exposure light is lower (or higher) than the fourth dose of exposure light and if the first developer concentration is higher (or lower) than the second developer concentration, then the side walls 123 of the photoresist hole 122 resulting from the first lithography process are affected by the second lithography process at a lower degree than in the case in which both the first and second lithography processes are performed in the same conditions.
- the side walls 123 of the photoresist hole 122 resulting from the first lithography process are affected by the second lithography process at a lower degree than are in the case in which both the first and second lithography processes are performed using the same third dose of exposure light and the same first developer concentration (or using the same fourth dose of exposure light and the same second developer concentration).
- TMAH tetramethylammonium hydroxide
- the first and second lithography processes are (i) different with respect to dose of exposure light and post expose bake temperature and (ii) different with respect to dose of exposure light and developer concentration. In an alternative embodiment, the first and second lithography processes are different with respect to post expose bake temperature and developer concentration.
- the first lithography process is performed using a third post expose bake temperature for the first post exposure baking process and a third developer concentration for the first development process.
- the second lithography process is performed using a fourth post expose bake temperature for the second post exposure baking process and a fourth developer concentration for the second development process.
- the inventors of the present invention have found that, if the third post expose bake temperature is lower (or higher) than the fourth post expose bake temperature and if the third developer concentration is higher (or lower) than the fourth developer concentration, then the side walls 123 of the photoresist hole 122 resulting from the first lithography process are affected by the second lithography process at a lower degree than in the case in which both the first and second lithography processes are performed in the same conditions.
- the side walls 123 of the photoresist hole 122 resulting from the first lithography process are affected by the second lithography process at a lower degree than in the case in which both the first and second lithography processes are performed using the same third post expose bake temperature and the same third developer concentration (or using the same fourth post expose bake temperature and the same fourth developer concentration).
- the side walls 123 of the photoresist hole 122 resulting from the first lithography process are affected by the second lithography process at a lower degree than in the case in which both the first and second lithography processes are performed in the same conditions.
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Photosensitive Polymer And Photoresist Processing (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
Abstract
Description
- The present invention relates generally to layer patterning and more particularly to layer patterning using double exposure processes in a single photoresist layer.
- In conventional double exposure processes, because the two exposure conditions are superimposed, the pattern fidelity is significantly degraded. Therefore, there is a need for a structure (and a method for forming the same) in which the double exposure processes can be carried out with pattern fidelity higher than that of the prior art.
- The present invention provides a structure fabrication method, comprising providing a structure which includes (a) a to-be-patterned layer, (b) a photoresist layer on top of the to-be-patterned layer wherein the photoresist layer includes a first opening, and (c) a cap region on side walls of the first opening, wherein a first top surface of the to-be-patterned layer is exposed to a surrounding ambient through the first opening; and then performing a first lithography process resulting in a second opening in the photoresist layer, wherein the second opening is different from the first opening, and wherein a second top surface of the to-be-patterned layer is exposed to a surrounding ambient through the second opening.
- The present invention provides a structure (and a method for forming the same) in which the double exposure processes can be carried out with pattern fidelity higher than that of the prior art.
-
FIGS. 1A-1G show cross-section views used to illustrate a fabrication process of a semiconductor structure, in accordance with embodiments of the present invention. -
FIGS. 1A-1G show cross-section views used to illustrate a fabrication process of asemiconductor structure 100, in accordance with embodiments of the present invention. More specifically, with reference toFIG. 1A , the fabrication process of thesemiconductor structure 100 starts with a to-be-patterned layer 110. Next, aphotoresist layer 120 is formed on top of the to-be-patterned layer 110. Thephotoresist layer 120 can be formed by a spin-on process followed by baking (called a post spin-on baking process). - In one embodiment, assume that positive-tone lithography hereafter is used. Positive-tone lithography means that after a photoresist layer is exposed to light through a reticle (not shown), regions of the photoresist layer exposed to light are developed away while other regions of the photoresist layer not exposed to light remain.
- Next, in one embodiment, the
photoresist layer 120 is exposed to light (called a first exposure process) through a first reticle (not shown, but typically placed over the photoresist layer 120). The reticle contains clear and opaque features such that aregion 121 of thephotoresist layer 120 is exposed to light while other regions of thephotoresist layer 120 are not exposed to light. - In one embodiment, the first exposure process also includes, after the
photoresist layer 120 is exposed to light, baking thestructure 100 at a high temperature (called a first post exposure baking process). During the first post exposure baking process, photo acids created in theregion 121 as a result of the first exposure process chemically react with the photoresist material of thephotoresist region 121 causing theregion 121 to change from insoluble to soluble in a photoresist developer. - Next, in one embodiment, the photoresist developer is used to develop away (remove) the exposed-to-light region 121 (
FIG. 1A ) of the photoresist layer 120 (called a first development process) resulting in aphotoresist hole 122 in the patternedphotoresist layer 120, as shown inFIG. 1B . - It should be noted that, with reference to
FIG. 1A , during the first exposure process, the intensity of energy reaching thephotoresist layer 120 is at its highest at the center of theregion 121 and decays toward the perimeter of theregion 121. As a result, aregion 129 abutting theregion 121 does not attain an acid concentration level required for inducing photoresist development. Therefore, when theregion 121 is later removed, theregion 129 remains and contains some photo acids (called residual photo acids). - Next, with reference to
FIG. 1C , in one embodiment, acap layer 130 is formed on top of theentire structure 100 ofFIG. 1B by, illustratively, a spin-on process such that thecap layer 130 completely fills thephotoresist hole 122. - In one embodiment, the
cap layer 130 comprises a material which, when coming into direct physical contact with the residual photo acids at a high temperature, becomes (i) insoluble in a post capping rinse chemical (e.g., water) and (ii) capable of withstanding a subsequent development of thephotoresist layer 120 during the formation of a photoresist hole 126 (FIG. 1F ) in thephotoresist layer 120. More specifically, in one embodiment, thecap layer 130 comprises a water-soluble polymer (or alcohol-soluble polymer) and can be formed by spin-applying the water-soluble polymer on top of theentire structure 100 ofFIG. 1B . - Next, in one embodiment, the
structure 100 is baked to an elevated temperature such that the residual photo acids in theregion 129 diffuse intocap regions 133 of thecap layer 130 via theside walls 123. At the elevated temperature, the diffused residual photo acids in thecap regions 133 catalyze cross-linking reactions (i.e., polymerization) in thecap regions 133 causing thecap regions 133 to change from originally soluble to insoluble in the above-mentioned post capping rinse chemical. - Next, in one embodiment, the post capping rinse chemical is used to remove the
entire cap layer 130 except theinsoluble cap regions 133 such that thephotoresist hole 122 is reopened and such that thetop surface 112 of the to-be-patternedlayer 110 is again exposed to the surrounding ambient through the reopenedphotoresist hole 122 as shown inFIG. 1D . This process can be referred to as the post capping rinse. After the post capping rinse, the resultingcap regions 133 cover the side walls of theoriginal photoresist hole 122. - Next, with reference to
FIG. 1E , in one embodiment, thephotoresist layer 120 is exposed to light (called a second exposure process) through a second reticle (not shown, but typically placed over the photoresist layer 120). The second reticle contains clear and opaque features such that aregion 125 of thephotoresist layer 120 is exposed to light while other regions of thephotoresist layer 120 are not exposed to light. - In one embodiment, the second exposure process also includes, after the
photoresist layer 120 is exposed to light, baking thestructure 100 at a high temperature (called a second post exposure baking process). During the second post exposure baking process, photo acids created in theregion 125 as a result of the second exposure process chemically react with the photoresist material of thephotoresist region 125 causing thephotoresist region 125 to change from insoluble to soluble in the photoresist developer (which was used in the first development process). - Next, in one embodiment, the photoresist developer is used to develop away (remove) the exposed-to-light region 125 (
FIG. 1E ) of the photoresist layer 120 (called a second development process) resulting in aphotoresist hole 126 in the patternedphotoresist layer 120, as shown inFIG. 1F . Thetop surface 112 of the to-be-patterned layer 110 is exposed to the surrounding ambient through thephotoresist hole 126. It should be noted that thecap regions 133 are insoluble in the photoresist developer. As a result, theside walls 123 of the originalphotoresist hole 122 are protected by theinsoluble cap regions 133 from the second development process. - Next, in one embodiment, the to-be-patterned
layer 110 is anisotropically (in the direction defined by arrows 128) etched with the patternedphotoresist layer 120 as a blocking mask resulting in thestructure 100 ofFIG. 1G . - In the embodiments described above, the same photoresist developer is used for both the first and second development processes. In general, different photoresist developers can be used in the first and second development processes, provided that the
cap regions 133 are able to withstand the second development process. - In the embodiments described above, the first and second lithography processes (that formed the original
photoresist hole 122 ofFIG. 1B and thephotoresist hole 126 ofFIG. 1F , respectively) are positive-tone lithography. In general, each of the first and second lithography processes can be either positive-tone lithography or negative-tone lithography, provided that thecap regions 133 are able to withstand the second development process of the second lithography process. - In summary, because the
cap regions 133 are insoluble in the photoresist developer which is used in the second development process of the second lithography process, thecap regions 133 protect theside walls 123 of thephotoresist hole 122 from the second development process of the second lithography process. In other words, thephotoresist hole 122 which is formed in the first development process of the first lithography process is subsequently protected from the second development process of the second lithography process. - With reference to
FIG. 1F , in the embodiments described above, the first and second lithography processes are in turn performed in which thecap regions 133 are used to protect the side walls/edges 123 of the photoresist hole 122 (created by the first lithography process) from the second lithography process. In an alternative embodiment, thecap regions 133 are not formed, and the first and second lithography processes are in turn performed such that the side walls/edges 123 of the photoresist hole 122 (resulting from the first lithography process) are not significantly affected by the second lithography process. - More specifically, assume that the first lithography process is performed using a first dose of exposure light for the first exposure process and a first post expose bake temperature for the first post exposure baking process. Assume further that the second lithography process is performed using a second dose of exposure light for the second exposure process and a second post expose bake temperature for the second post exposure baking process. The inventors of the present invention have found that, if the first dose of exposure light is lower (or higher) than the second dose of exposure light and if the first post expose bake temperature is higher (or lower) than the second post expose bake temperature, then the
side walls 123 of thephotoresist hole 122 resulting from the first lithography process are affected by the second lithography process at a lower degree than in the case in which both the first and second lithography processes are performed in the same conditions. For example, if (i) the first dose of exposure light is 25 mj and the first post expose bake temperature is 125° C. and if (ii) the second dose of exposure light is 80 mj and the second post expose bake temperature is 90° C., then theside walls 123 of thephotoresist hole 122 resulting from the first lithography process are affected by the second lithography process at a lower degree than in the case in which both the first and second lithography processes are performed using the same first dose of exposure light and at the same first post expose bake temperature (or using the same second dose of exposure light and at the same second post expose bake temperature). - In the embodiments described above, the first and second lithography processes are different with respect to dose of exposure light and post expose bake temperature. In an alternative embodiment, the first and second lithography processes are different with respect to dose of exposure light and developer concentration. Developer concentration is the concentration of a developer used in a development process.
- More specifically, assume that the first lithography process is performed using a third dose of exposure light for the first exposure process and a first developer concentration for the first development process. Assume further that the second lithography process is performed using a fourth dose of exposure light for the second exposure process and a second developer concentration for the second development process. The inventors of the present invention have found that, if the third dose of exposure light is lower (or higher) than the fourth dose of exposure light and if the first developer concentration is higher (or lower) than the second developer concentration, then the
side walls 123 of thephotoresist hole 122 resulting from the first lithography process are affected by the second lithography process at a lower degree than in the case in which both the first and second lithography processes are performed in the same conditions. For example, if (i) the third dose of exposure light is 25 mj and the first developer is tetramethylammonium hydroxide (TMAH) with concentration of 0.26 N and if (ii) the fourth dose of exposure light is 80 mj and the second developer is TMAH with a weaker concentration than the first developer concentration such as 0.14 N, then theside walls 123 of thephotoresist hole 122 resulting from the first lithography process are affected by the second lithography process at a lower degree than are in the case in which both the first and second lithography processes are performed using the same third dose of exposure light and the same first developer concentration (or using the same fourth dose of exposure light and the same second developer concentration). - In the embodiments described above, the first and second lithography processes are (i) different with respect to dose of exposure light and post expose bake temperature and (ii) different with respect to dose of exposure light and developer concentration. In an alternative embodiment, the first and second lithography processes are different with respect to post expose bake temperature and developer concentration.
- More specifically, assume that the first lithography process is performed using a third post expose bake temperature for the first post exposure baking process and a third developer concentration for the first development process. Assume further that the second lithography process is performed using a fourth post expose bake temperature for the second post exposure baking process and a fourth developer concentration for the second development process. The inventors of the present invention have found that, if the third post expose bake temperature is lower (or higher) than the fourth post expose bake temperature and if the third developer concentration is higher (or lower) than the fourth developer concentration, then the
side walls 123 of thephotoresist hole 122 resulting from the first lithography process are affected by the second lithography process at a lower degree than in the case in which both the first and second lithography processes are performed in the same conditions. For example, if (i) the third post bake temperature is 90° C. and the third developer is TMAH with concentration of 0.26 N and if (ii) the fourth post bake temperature is 125° C. and the fourth developer is TMAH with a weaker concentration than the first developer concentration such as 0.14 N, then theside walls 123 of thephotoresist hole 122 resulting from the first lithography process are affected by the second lithography process at a lower degree than in the case in which both the first and second lithography processes are performed using the same third post expose bake temperature and the same third developer concentration (or using the same fourth post expose bake temperature and the same fourth developer concentration). - In summary, by performing the first and second lithography processes at different values for parameters such as dose of exposure light, post expose bake temperature, and developer concentration, the
side walls 123 of thephotoresist hole 122 resulting from the first lithography process are affected by the second lithography process at a lower degree than in the case in which both the first and second lithography processes are performed in the same conditions. - While particular embodiments of the present invention have been described herein for purposes of illustration, many modifications and changes will become apparent to those skilled in the art. Accordingly, the appended claims are intended to encompass all such modifications and changes as fall within the true spirit and scope of this invention.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/831,099 US7923202B2 (en) | 2007-07-31 | 2007-07-31 | Layer patterning using double exposure processes in a single photoresist layer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/831,099 US7923202B2 (en) | 2007-07-31 | 2007-07-31 | Layer patterning using double exposure processes in a single photoresist layer |
Publications (2)
Publication Number | Publication Date |
---|---|
US20090035708A1 true US20090035708A1 (en) | 2009-02-05 |
US7923202B2 US7923202B2 (en) | 2011-04-12 |
Family
ID=40338487
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/831,099 Expired - Fee Related US7923202B2 (en) | 2007-07-31 | 2007-07-31 | Layer patterning using double exposure processes in a single photoresist layer |
Country Status (1)
Country | Link |
---|---|
US (1) | US7923202B2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100297851A1 (en) * | 2009-05-19 | 2010-11-25 | Rohm And Haas Electronic Materials Llc | Compositions and methods for multiple exposure photolithography |
US20110143289A1 (en) * | 2009-12-10 | 2011-06-16 | Tokyo Electron Limited | Substrate processing method, computer-readable storage medium and substrate processing system |
US20130004739A1 (en) * | 2011-06-29 | 2013-01-03 | Fujifilm Corporation | Pattern forming method, method for producing electronic device using the same, and electronic device |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4394437A (en) * | 1981-09-24 | 1983-07-19 | International Business Machines Corporation | Process for increasing resolution of photolithographic images |
US4568631A (en) * | 1984-04-30 | 1986-02-04 | International Business Machines Corporation | Process for delineating photoresist lines at pattern edges only using image reversal composition with diazoquinone |
US6171761B1 (en) * | 1998-07-15 | 2001-01-09 | Mitsubishi Denki Kabushiki Kaisha | Resist pattern forming method utilizing multiple baking and partial development steps |
US6218089B1 (en) * | 1998-05-22 | 2001-04-17 | Micron Technology, Inc. | Photolithographic method |
US6632590B1 (en) * | 2000-07-14 | 2003-10-14 | Taiwan Semiconductor Manufacturing Company | Enhance the process window of memory cell line/space dense pattern in sub-wavelength process |
US20070212654A1 (en) * | 2006-03-09 | 2007-09-13 | International Business Machines Corporation | Method for lithography for optimizing process conditions |
-
2007
- 2007-07-31 US US11/831,099 patent/US7923202B2/en not_active Expired - Fee Related
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4394437A (en) * | 1981-09-24 | 1983-07-19 | International Business Machines Corporation | Process for increasing resolution of photolithographic images |
US4568631A (en) * | 1984-04-30 | 1986-02-04 | International Business Machines Corporation | Process for delineating photoresist lines at pattern edges only using image reversal composition with diazoquinone |
US6218089B1 (en) * | 1998-05-22 | 2001-04-17 | Micron Technology, Inc. | Photolithographic method |
US6171761B1 (en) * | 1998-07-15 | 2001-01-09 | Mitsubishi Denki Kabushiki Kaisha | Resist pattern forming method utilizing multiple baking and partial development steps |
US6632590B1 (en) * | 2000-07-14 | 2003-10-14 | Taiwan Semiconductor Manufacturing Company | Enhance the process window of memory cell line/space dense pattern in sub-wavelength process |
US20070212654A1 (en) * | 2006-03-09 | 2007-09-13 | International Business Machines Corporation | Method for lithography for optimizing process conditions |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100297851A1 (en) * | 2009-05-19 | 2010-11-25 | Rohm And Haas Electronic Materials Llc | Compositions and methods for multiple exposure photolithography |
US20110143289A1 (en) * | 2009-12-10 | 2011-06-16 | Tokyo Electron Limited | Substrate processing method, computer-readable storage medium and substrate processing system |
US8420303B2 (en) * | 2009-12-10 | 2013-04-16 | Tokyo Electron Limited | Substrate processing method, computer-readable storage medium and substrate processing system |
US20130004739A1 (en) * | 2011-06-29 | 2013-01-03 | Fujifilm Corporation | Pattern forming method, method for producing electronic device using the same, and electronic device |
KR101426375B1 (en) | 2011-06-29 | 2014-08-05 | 후지필름 가부시키가이샤 | Pattern forming method, method of manufacturing electronic device using the same, and electronic device |
US9081286B2 (en) * | 2011-06-29 | 2015-07-14 | Fujifilm Corporation | Pattern forming method, method for producing electronic device using the same, and electronic device |
Also Published As
Publication number | Publication date |
---|---|
US7923202B2 (en) | 2011-04-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8530147B2 (en) | Patterning process | |
US8012675B2 (en) | Method of patterning target layer on substrate | |
US10606176B2 (en) | Method for patterning a substrate using extreme ultraviolet lithography | |
CN105452957B (en) | method of making a resist structure with undercut sidewalls | |
US7314834B2 (en) | Semiconductor device fabrication method | |
US7288478B2 (en) | Method for performing chemical shrink process over BARC (bottom anti-reflective coating) | |
US7923202B2 (en) | Layer patterning using double exposure processes in a single photoresist layer | |
US6218082B1 (en) | Method for patterning a photoresist | |
US6803178B1 (en) | Two mask photoresist exposure pattern for dense and isolated regions | |
KR101853253B1 (en) | photolithography method including dual development process | |
US6171761B1 (en) | Resist pattern forming method utilizing multiple baking and partial development steps | |
US20160246172A1 (en) | Method for Patterning Incorporating Misalignment Error Protection | |
US7977033B2 (en) | Method of forming pattern of semiconductor device | |
JP2001217184A (en) | Method of manufacturing semiconductor device | |
KR920005636B1 (en) | Photoresist pattern forming method | |
IE50344B1 (en) | Method of forming an opening in a negative resist film | |
JP7256689B2 (en) | Method for manufacturing resist pattern and resist film | |
JPH08199375A (en) | Resist pattern formation | |
JP2551117B2 (en) | Resist pattern formation method | |
JPH06338452A (en) | Formation method of resist pattern | |
KR0172587B1 (en) | Method for forming a fine resist pattern | |
KR0128384B1 (en) | Method for forming a photoresist patern | |
JP2004335698A (en) | Method for manufacturing semiconductor device | |
KR20070066423A (en) | Method for forming photo resist pattern of semiconductor device | |
JPS5898924A (en) | Minute pattern forming method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FURUKAWA, TOSHIHARU;HAKEY, MARK CHARLES;HOLMES, STEVEN JOHN;AND OTHERS;REEL/FRAME:019630/0260;SIGNING DATES FROM 20070719 TO 20070723 Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FURUKAWA, TOSHIHARU;HAKEY, MARK CHARLES;HOLMES, STEVEN JOHN;AND OTHERS;SIGNING DATES FROM 20070719 TO 20070723;REEL/FRAME:019630/0260 |
|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE THE MIDDLE NAME FOR ONE OF THE INVENTORS WAS SPELLED WRONG. DAVID YACLAV HORAK SHOULD BE DAVID VACLAV HORAK PREVIOUSLY RECORDED ON REEL 019630 FRAME 0260;ASSIGNORS:FURUKAWA, TOSHIHARU;HAKEY, MARK CHARLES;HOLMES, STEVEN JOHN;AND OTHERS;REEL/FRAME:019672/0523;SIGNING DATES FROM 20070719 TO 20070723 Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE THE MIDDLE NAME FOR ONE OF THE INVENTORS WAS SPELLED WRONG. DAVID YACLAV HORAK SHOULD BE DAVID VACLAV HORAK PREVIOUSLY RECORDED ON REEL 019630 FRAME 0260. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNORS:FURUKAWA, TOSHIHARU;HAKEY, MARK CHARLES;HOLMES, STEVEN JOHN;AND OTHERS;SIGNING DATES FROM 20070719 TO 20070723;REEL/FRAME:019672/0523 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
REMI | Maintenance fee reminder mailed | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
SULP | Surcharge for late payment | ||
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20190412 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |