US20080003815A1 - Method of forming a barrier metal layer of a semiconductor device - Google Patents
Method of forming a barrier metal layer of a semiconductor device Download PDFInfo
- Publication number
- US20080003815A1 US20080003815A1 US11/770,619 US77061907A US2008003815A1 US 20080003815 A1 US20080003815 A1 US 20080003815A1 US 77061907 A US77061907 A US 77061907A US 2008003815 A1 US2008003815 A1 US 2008003815A1
- Authority
- US
- United States
- Prior art keywords
- layer
- forming
- barrier metal
- metal layer
- titanium
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 102
- 229910052751 metal Inorganic materials 0.000 title claims abstract description 65
- 239000002184 metal Substances 0.000 title claims abstract description 65
- 230000004888 barrier function Effects 0.000 title claims abstract description 57
- 239000004065 semiconductor Substances 0.000 title claims abstract description 36
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims abstract description 63
- 230000008569 process Effects 0.000 claims abstract description 58
- 239000010936 titanium Substances 0.000 claims abstract description 53
- 229910052719 titanium Inorganic materials 0.000 claims abstract description 53
- 125000004122 cyclic group Chemical group 0.000 claims abstract description 25
- 239000000758 substrate Substances 0.000 claims abstract description 21
- 238000000151 deposition Methods 0.000 claims abstract description 16
- 238000005121 nitriding Methods 0.000 claims abstract description 13
- 239000010410 layer Substances 0.000 claims description 230
- 229910021332 silicide Inorganic materials 0.000 claims description 25
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 25
- 125000006850 spacer group Chemical group 0.000 claims description 22
- 238000009792 diffusion process Methods 0.000 claims description 11
- 239000011229 interlayer Substances 0.000 claims description 9
- 238000010926 purge Methods 0.000 claims description 9
- 229910010037 TiAlN Inorganic materials 0.000 claims description 7
- 229910003074 TiCl4 Inorganic materials 0.000 claims description 5
- XJDNKRIXUMDJCW-UHFFFAOYSA-J titanium tetrachloride Chemical compound Cl[Ti](Cl)(Cl)Cl XJDNKRIXUMDJCW-UHFFFAOYSA-J 0.000 claims description 5
- 239000007789 gas Substances 0.000 description 14
- 239000012535 impurity Substances 0.000 description 11
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 8
- 238000004519 manufacturing process Methods 0.000 description 8
- 239000010941 cobalt Substances 0.000 description 6
- 229910017052 cobalt Inorganic materials 0.000 description 6
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 6
- 229910052581 Si3N4 Inorganic materials 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 229910052710 silicon Inorganic materials 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 5
- 229910052814 silicon oxide Inorganic materials 0.000 description 5
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 239000003990 capacitor Substances 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 238000002955 isolation Methods 0.000 description 3
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 2
- 229910021529 ammonia Inorganic materials 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 229910052757 nitrogen Inorganic materials 0.000 description 2
- 230000002265 prevention Effects 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 239000011261 inert gas Substances 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 238000010295 mobile communication Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- -1 silicon oxide nitride Chemical class 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 description 1
- 229910021342 tungsten silicide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/7687—Thin films associated with contacts of capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
- H01L21/28556—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table by chemical means, e.g. CVD, LPCVD, PECVD, laser CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823468—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate sidewall spacers, e.g. double spacers, particular spacer material or shape
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/10—Phase change RAM [PCRAM, PRAM] devices
Definitions
- the present invention disclosed herein relates to a method of fabricating a semiconductor device, and more particularly, to a method of forming a barrier metal layer of a semiconductor device.
- SRAM static random access memory
- DRAM dynamic random access memory
- flash memory succeeds in providing all of these characteristics.
- DRAM has a larger unit cell area than that of NAND flash memory because its unit cell includes one capacitor and one transistor for controlling the capacitor.
- DRAM is a volatile memory device requiring a refresh operation because it stores data in the capacitor.
- SRAM has a high operating speed but is also a volatile memory device.
- the SRAM also has a very large unit cell area because its unit cell includes six transistors.
- the NAND flash memory is a nonvolatile memory device and provides the highest integration level among the existing memory devices, but it suffers from a low operating speed.
- active research is directed to providing memory devices that have high read/write speeds, nonvolatility, and a low operating voltage, while not requiring a refresh operation.
- a phase-change random access memory is one of the next-generation memory devices that are expected to satisfy such technical requirements.
- the PRAM can provide a high operating speed of about 30 ns. It also has a long lifetime, being able to provide about at least 1013 rewrite operations.
- FIG. 1 is a cross-sectional view of a conventional PRAM.
- the conventional PRAM has a phase-change pattern 40 disposed on an electrical path connecting a source line 70 and a bit line 50 .
- the conventional PRAM detects stored data by sensing a resistance change depending on the crystalline state of the phase-change pattern 40 .
- the crystalline state of the phase-change pattern 40 can be changed by controlling a current flowing therethrough.
- the conventional PRAM has a transistor disposed on a semiconductor substrate 10 .
- the transistor includes a gate electrode 20 disposed on the semiconductor substrate 10 and source/drain regions 30 disposed on both sides of the gate electrode 20 .
- the source/drain regions 30 are connected respectively to the phase-change pattern 40 using a contact plug 64 and the source line 70 .
- a unit cell of the conventional PRAM includes one transistor disposed on the semiconductor substrate 10 and one phase-change pattern 40 disposed at one side of the transistor. Therefore, the conventional PRAM is similar in unit cell area to the DRAM, as described above. As a result, the conventional PRAM has excellent characteristics that meet the requirements for a next-generation memory. But the PRAM is difficult to integrate more highly than the DRAM. To overcome this integration limit, a PRAM has been proposed, which uses a diode capable of interrupting a reverse current. This diode replaces the role of the transistor in FIG. 1 .
- FIG. 2 is a flowchart illustrating a method of fabricating a conventional diode-based PRAM.
- a PN junction pattern constituting a diode is formed on a semiconductor substrate (step S 10 ), and a memory structure connected to the PN junction pattern is formed.
- Forming the memory structure includes forming a bottom electrode on the PN junction pattern (step S 20 ) and sequentially forming a phase-change layer, a top electrode, and a bit line on the bottom electrode (step S 30 ).
- the bottom electrode is used as a heater for changing the crystalline state of the phase-change layer. Therefore, the bottom electrode is formed of a high-resistivity conductive material such as TiAlN. However, a desired heating location is specifically the top portion of the bottom electrode contacting the phase-change layer. Therefore, a contact resistance between the bottom electrode and the PN junction pattern should be reduced in order to reduce the power consumption of the diode-based PRAM. To reduce the contact resistance, a silicide layer or a barrier metal layer may be formed before forming the bottom electrode.
- a cobalt silicide layer is used as the silicide layer and a titanium layer deposited by CVD is used as the barrier metal layer. If only the silicide layer is formed without forming the barrier metal layer, then the contact resistance between the bottom electrode and the PN junction pattern is difficult to reduce. On the contrary, when both the barrier metal layer and the silicide layer are formed, the contact resistance can be reduced. However, when the barrier metal layer is formed, titanium atoms contained in the barrier metal layer may diffuse into the phase-change layer to create an electrical path that connects the phase-change layer and the PN junction pattern. This results in an increased reset current of the diode-based PRAM, which may cause difficulty in discriminating between the PRAM's on state and off state.
- the present invention includes embodiments that provide a method of minimizing a contact resistance of a semiconductor device.
- the present invention also provides method embodiments of fabricating a semiconductor device for reducing a contact resistance between a bottom electrode and a PN junction pattern of a PRAM.
- Embodiments also include a method of fabricating a semiconductor device that can minimize diffusion of metal atoms contained in a barrier metal layer of a PRAM into a phase-change layer.
- Embodiments provide methods of forming a barrier metal layer of a semiconductor device, the methods including forming a cyclic titanium layer between a silicon layer and a bottom electrode.
- the methods include forming a barrier metal layer on a top surface of a substrate, and forming an electrode layer on the semiconductor substrate.
- Forming the barrier metal layer may include performing a cyclic process repeatedly.
- the cyclic process may include depositing a titanium layer and nitriding the deposited titanium layer.
- depositing the titanium layer is performed using TiCl 4 gas as a source gas and nitriding the deposited titanium layer is performed using a process gas containing NH 3 or N 2 .
- the methods further include performing an RTN process on the resulting structure including the barrier metal layer before forming the electrode layer.
- forming the barrier metal layer further includes performing a purge process after depositing the titanium layer and another purge process after nitriding the deposited titanium layer.
- the methods further include, before forming the barrier metal layer, forming a PN junction pattern on the semiconductor substrate; forming a silicide pattern on the PN junction pattern; and forming a spacer on the silicide pattern.
- the electrode layer is formed of a TiAlN layer.
- the TiAlN layer is used as a bottom electrode of a PRAM device, and the barrier metal layer contributes to reducing a contact resistance between the electrode layer and the PN junction pattern.
- the methods further include sequentially forming a phase-change layer, a top electrode layer, and a metal layer on the electrode layer.
- the nitriding of the deposited titanium layer can prevent diffusion of titanium atoms contained in the deposited titanium layer into the phase-change layer.
- the methods further include performing an RTN process on the resulting structure including the electrode layer before forming the phase-change layer.
- methods of forming a barrier metal layer of a semiconductor device include forming a cyclic titanium layer between a PN junction pattern and a bottom electrode.
- the methods include forming a PN junction pattern on a semiconductor substrate, forming a silicide pattern on the PN junction pattern, forming a spacer on the silicide pattern, forming a barrier metal layer on the resulting structure including the spacer, forming a bottom electrode filling the internal space of the spacer on the resulting structure including the barrier metal layer, and sequentially forming a phase-change layer, a top electrode layer, and a metal layer on the bottom electrode.
- Forming the barrier metal layer includes performing a cyclic process repeatedly, the cyclic process including depositing a titanium layer and nitriding the deposited titanium layer.
- the methods further include performing an RTN process on the resulting structure including the barrier metal layer before forming the bottom electrode. In addition, the methods further include performing an RTN process on the resulting structure including the bottom electrode before forming the phase-change layer.
- FIG. 1 is a cross-sectional view of a conventional PRAM
- FIG. 2 is a flowchart illustrating a method of fabricating a conventional diode-based PRAM
- FIG. 3 is a flowchart illustrating a method of fabricating a semiconductor device according to an embodiment
- FIGS. 4A through 4H are perspective views illustrating a method of fabricating semiconductor device according to the embodiment.
- FIG. 5 is a timing diagram of gas supply for forming a cyclic titanium layer according to the embodiment.
- FIG. 6 is a graph illustrating some characteristics of a cyclic titanium layer, comparing that of the embodiment with that of the conventional art.
- FIG. 3 is a flowchart illustrating a method of fabricating a semiconductor device according to an embodiment.
- FIGS. 4A through 4H are perspective views illustrating a method of fabricating a semiconductor device according to the embodiment.
- FIG. 5 is a timing diagram of a gas supply for forming a cyclic titanium layer according to the embodiment.
- device isolation layer patterns 110 defining an active region are formed in a predetermined region of a semiconductor substrate 100 .
- the device isolation layer patterns may be formed using a shallow trench isolation (STI) method.
- a conductive region 120 may then be formed on the active region.
- STI shallow trench isolation
- the conductive region 120 is used as a line that connects memory cells of a PRAM in a predetermined direction.
- the conductive region 120 may contain high-concentration impurities having a different conductivity type than the semiconductor substrate 100 .
- the conductive region 120 may be an n + impurity region.
- a conductive pattern of a metallic material may be formed to replace the conductive region 120 .
- This embodiment is disclosed in U.S. patent application Ser. No. 11/600,719 and thus its description will be omitted for conciseness.
- an interlayer insulating layer 130 may be formed on the resulting structure including the conductive region 120 .
- the interlayer insulating layer 130 may be formed of a silicon oxide layer and may further include an insulating layer such as a silicon nitride layer and a silicon oxide nitride layer.
- the interlayer insulating layer 130 may be patterned to form openings 135 that expose the conductive region 120 .
- the openings 135 define a region for a memory structure of a PRAM according to the present embodiment.
- Forming the openings 135 may include etching the interlayer insulating layer 130 anisotropically by an etch recipe having an etch selectivity with respect to a silicon layer.
- the interlayer insulating layer 130 may be formed of a silicon nitride layer and a silicon oxide layer that are stacked sequentially.
- the forming of the openings 135 may include etching a silicon oxide layer by an etch recipe having an etch selectivity with respect to a silicon nitride layer and etching a silicon nitride layer by an etch recipe having an etch selectivity with respect to a silicon layer.
- a PN junction pattern 140 may be formed in a bottom region of the opening 135 (step S 100 in FIG. 3 ).
- the PN junction pattern 140 constitutes a diode that may be used for selective access to the memory cells of the PRAM.
- the conductive region 120 contains high-concentration n-type (i.e., n + ) impurities as stated above, the PN junction pattern 140 may be formed of an n ⁇ impurity layer 141 and a p + impurity region 142 that are stacked sequentially.
- Forming the PN junction pattern 140 may include performing an epitaxial process using the exposed semiconductor layer 100 (specifically, the conductive region 120 ) as a seed layer.
- an epitaxial layer grown by the epitaxial process may be formed to fill the opening 135 and is then etched back until the sidewalls of the opening 135 are exposed.
- a predetermined ion implantation process may be performed to form the n ⁇ impurity layer 141 and the p + impurity layer 142 .
- the PN junction pattern 140 may be formed using a variety of other known methods.
- the n ⁇ impurity layer 141 and the p + impurity layer 142 may be respectively formed by implanting n-type impurities and p-type impurities during the epitaxial process.
- a silicide pattern 150 may be formed on the PN junction pattern 140 (step S 110 in FIG. 3 ). And then a spacer 155 covering the inner wall of the opening 135 may be formed on the silicide pattern 150 (step s 120 in FIG. 3 ).
- the silicide pattern 150 may be formed of silicide materials, such as cobalt silicide or tungsten silicide. Forming the silicide pattern 150 may include forming a metal (e.g., cobalt and tungsten) layer on the resulting structure including the PN junction pattern 140 and performing a self-aligned silicidation process. By the self-aligned silicidation process, the silicide pattern 150 may be selectively formed on the PN junction pattern 140 .
- a metal e.g., cobalt and tungsten
- the spacer 155 may be formed of an insulating material layer such as a silicon oxide layer or a silicon nitride layer.
- a bottom electrode of the PRAM may be formed in a top region of the opening 135 that is surrounded by the spacer 155 .
- the electrical resistance of the bottom electrode is preferably increased to reduce the power consumption of the PRAM, and the spacer 155 is formed to reduce the electrical resistance of the bottom electrode. That is, the spacer 155 is formed to reduce the width of the top region of the opening 135 , thereby increasing the electrical resistance of the bottom electrode formed in the top region of the opening 135 .
- an inner space is formed inside the spacer.
- the thickness of the spacer 155 on the wall of the opening 135 may be greater in a bottom portion than in a top portion. so that a radius in a bottom portion of the inner space is less than a radius in a top portion of the inner space.
- a barrier metal layer 160 may be formed on the resulting structure including the spacer 155 (step 130 in FIG. 3 ).
- the barrier metal layer 160 may be a cyclic titanium layer that is formed by performing deposition and nitridation repeatedly.
- the first process T 1 may be a process of depositing a titanium layer using TiCl 4 as a source gas (step S 131 in FIG. 3 )
- the third process T 3 may be a process of exposing the deposited titanium layer to a nitridation gas such as ammonia (NH 3 ) gas (step 132 in FIG. 3 )
- the second and fourth processes T 2 and T 4 may be processes of purging the source gas and the nitridation gas from the process chamber where the cycles take place.
- a process gas containing nitrogen instead of the ammonia gas may be used as the nitridation gas.
- inert gases such as nitrogen may be used as a purge gas for the purge processes T 2 and R 4 .
- a titanium nitride layer may be formed on the deposited titanium layer.
- the titanium nitride layer prevents diffusion of titanium atoms contained in a titanium layer formed in each deposition process. Accordingly, it is possible to prevent the diffusion of titanium atoms into the phase-change layer and the consequent increase of the reset current of the PRAM, which are the problems of the conventional art.
- a rapid thermal nitridation (RTN) process may be additionally performed on the resulting structure including the barrier metal layer 160 .
- This RTN process also contributes to the prevention of the diffusion of the titanium atoms contained in the barrier metal layer 160 .
- a bottom electrode layer 170 may be formed on the resulting structure including the barrier metal layer 160 .
- the bottom electrode layer 170 may be a TiAlN layer. Forming the TiAlN layer may include supplying a process gas such as TiCl 4 , tetra-methyl-aluminum (TMA), and ammonia (NH 3 ) into a process chamber that is heated to 450 ⁇ 500° C., for example. In another embodiment, the bottom electrode layer 170 may be formed in the same process chamber that is used to form the barrier metal layer 160 .
- a process gas such as TiCl 4 , tetra-methyl-aluminum (TMA), and ammonia (NH 3 ) into a process chamber that is heated to 450 ⁇ 500° C., for example.
- TMA tetra-methyl-aluminum
- NH 3 ammonia
- the bottom electrode layer 170 and the barrier metal layer 160 may be sequentially etched until the interlayer insulating layer 130 is exposed, thereby forming a bottom electrode 175 and a barrier metal pattern 165 in the top region of the opening 135 .
- This process may be performed using a chemical mechanical polishing (CMP) process, for example.
- CMP chemical mechanical polishing
- phase-change layer a top electrode layer, and a metal layer may be sequentially formed on the resulting structure that includes the bottom electrode 175 .
- These layers may then be patterned to form a phase-change layer pattern 180 , a top electrode 185 , and a bit line 190 that connect to the bottom electrodes 175 .
- the bit line 190 may be formed across the conductive region 120 .
- the phase-change layer may be formed of one selected from alloys containing antimony (Sb).
- the phase-change layer may be formed of Ge 2 Sb 2 Te 5 (hereinafter referred to as a GTS layer).
- the phase-change layer exhibits variable resistance characteristics depending on its crystalline state, which may be used to determine data stored in a memory cell of the PRAM.
- phase-change layer pattern 180 , the top electrode 185 , and the bit line 190 may be formed using other known techniques such as a damascene process.
- an RTN process may be additionally performed on the resulting structure including the bottom electrode 175 and the barrier metal pattern 165 .
- This RTN process also contributes to the prevention of the diffusion of the titanium atoms contained in the barrier metal pattern 165 .
- an RTN process is performed on the resulting structure including the barrier metal pattern 165 before forming the phase-change layer. Accordingly, it is possible to prevent the diffusion of titanium atoms into the phase-change layer pattern 180 and the consequent increase of the reset current of the PRAM, which are the problems of the conventional art.
- FIG. 6 is a graph illustrating and comparing some characteristics of a cyclic titanium layer according to an example of the present embodiment and the conventional art.
- Group I denotes the contact resistance of a memory device where a cobalt silicide layer and a CVD Ti layer are formed between a PN junction pattern and a bottom electrode.
- Group II denotes the contact resistance of a memory device where only a cobalt silicide layer is formed between a PN junction pattern and a bottom electrode
- Group III denotes the contact resistance of a memory device where a cobalt silicide layer and a cyclic titanium layer are sequentially formed between a PN junction pattern and a bottom electrode.
- the cyclic titanium layer for Group III is formed to a thickness of about 74 ⁇ using the method illustrated with reference to FIG. 4F . Consequently, the contact resistance of the memory device according to the present embodiment corresponds to Group III, while those of the conventional art correspond to Group I and Group II.
- the contact resistance of Group II without the barrier metal layer is much higher than the contact resistances of Groups I and III that have the barrier metal layer. Consequently, it can be seen that the barrier metal layer reduces the contact resistance.
- the cyclic titanium layer according to the present embodiment can provide the same technical effect as the conventional CVD Ti layer in terms of the reduction of the contact resistance. However, while the conventional CVD Ti layer causes the diffusion of titanium atoms into the phase-change layer and the consequent increase of the reset current of the PRAM, the cyclic titanium layer according to the present embodiment is free from such conventional problems.
- the embodiment repeatedly performs the deposition of the titanium layer and the nitridation of the deposited titanium layer, thereby forming the cyclic titanium layer between the silicon layer (e.g., the PN junction pattern) and the bottom electrode. Accordingly, the contact resistance between the silicon layer and the bottom electrode can be reduced.
- the repetition of the nitridation of the deposited titanium layer can minimize the diffusion of the titanium atoms of the deposited titanium layer into the phase-change layer, thus contributing to preventing an increase in the reset current of the PRAM.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Semiconductor Memories (AREA)
Abstract
Provided is a method of forming a barrier metal layer of a semiconductor device. In the method, a barrier metal layer is formed on a top surface of a semiconductor substrate and then an electrode layer is formed on the semiconductor substrate. Forming the barrier metal layer includes performing a cyclic process repeatedly at least twice. The cyclic process includes depositing a titanium layer and nitriding the deposited titanium layer.
Description
- This U.S. non-provisional patent application claims priority under 35 U.S.C. §119 of Korean Patent Application No. 2006-58960, filed on Jun. 28, 2006, the entire contents of which are hereby incorporated by reference.
- The present invention disclosed herein relates to a method of fabricating a semiconductor device, and more particularly, to a method of forming a barrier metal layer of a semiconductor device.
- With the development of electronic industries such as mobile communications and computers, semiconductor devices are generally required to have high read/write speeds, nonvolatility, and a low operating voltage. However, none of the existing memory devices, such as a static random access memory (SRAM), a dynamic random access memory (DRAM), and a flash memory succeeds in providing all of these characteristics.
- Comparing the various memory types, DRAM has a larger unit cell area than that of NAND flash memory because its unit cell includes one capacitor and one transistor for controlling the capacitor. In addition, DRAM is a volatile memory device requiring a refresh operation because it stores data in the capacitor. SRAM has a high operating speed but is also a volatile memory device. The SRAM also has a very large unit cell area because its unit cell includes six transistors. The NAND flash memory is a nonvolatile memory device and provides the highest integration level among the existing memory devices, but it suffers from a low operating speed.
- Accordingly, active research is directed to providing memory devices that have high read/write speeds, nonvolatility, and a low operating voltage, while not requiring a refresh operation.
- A phase-change random access memory (PRAM) is one of the next-generation memory devices that are expected to satisfy such technical requirements. For example, the PRAM can provide a high operating speed of about 30 ns. It also has a long lifetime, being able to provide about at least 1013 rewrite operations.
-
FIG. 1 is a cross-sectional view of a conventional PRAM. - Referring to
FIG. 1 , the conventional PRAM has a phase-change pattern 40 disposed on an electrical path connecting asource line 70 and abit line 50. The conventional PRAM detects stored data by sensing a resistance change depending on the crystalline state of the phase-change pattern 40. The crystalline state of the phase-change pattern 40 can be changed by controlling a current flowing therethrough. To control and sense the current, the conventional PRAM has a transistor disposed on asemiconductor substrate 10. - The transistor includes a
gate electrode 20 disposed on thesemiconductor substrate 10 and source/drain regions 30 disposed on both sides of thegate electrode 20. The source/drain regions 30 are connected respectively to the phase-change pattern 40 using acontact plug 64 and thesource line 70. - Consequently, a unit cell of the conventional PRAM includes one transistor disposed on the
semiconductor substrate 10 and one phase-change pattern 40 disposed at one side of the transistor. Therefore, the conventional PRAM is similar in unit cell area to the DRAM, as described above. As a result, the conventional PRAM has excellent characteristics that meet the requirements for a next-generation memory. But the PRAM is difficult to integrate more highly than the DRAM. To overcome this integration limit, a PRAM has been proposed, which uses a diode capable of interrupting a reverse current. This diode replaces the role of the transistor inFIG. 1 . -
FIG. 2 is a flowchart illustrating a method of fabricating a conventional diode-based PRAM. - Referring to
FIG. 2 , a PN junction pattern constituting a diode is formed on a semiconductor substrate (step S 10), and a memory structure connected to the PN junction pattern is formed. Forming the memory structure includes forming a bottom electrode on the PN junction pattern (step S20) and sequentially forming a phase-change layer, a top electrode, and a bit line on the bottom electrode (step S30). - The bottom electrode is used as a heater for changing the crystalline state of the phase-change layer. Therefore, the bottom electrode is formed of a high-resistivity conductive material such as TiAlN. However, a desired heating location is specifically the top portion of the bottom electrode contacting the phase-change layer. Therefore, a contact resistance between the bottom electrode and the PN junction pattern should be reduced in order to reduce the power consumption of the diode-based PRAM. To reduce the contact resistance, a silicide layer or a barrier metal layer may be formed before forming the bottom electrode.
- In an embodiment of the conventional art, a cobalt silicide layer is used as the silicide layer and a titanium layer deposited by CVD is used as the barrier metal layer. If only the silicide layer is formed without forming the barrier metal layer, then the contact resistance between the bottom electrode and the PN junction pattern is difficult to reduce. On the contrary, when both the barrier metal layer and the silicide layer are formed, the contact resistance can be reduced. However, when the barrier metal layer is formed, titanium atoms contained in the barrier metal layer may diffuse into the phase-change layer to create an electrical path that connects the phase-change layer and the PN junction pattern. This results in an increased reset current of the diode-based PRAM, which may cause difficulty in discriminating between the PRAM's on state and off state.
- The present invention includes embodiments that provide a method of minimizing a contact resistance of a semiconductor device.
- The present invention also provides method embodiments of fabricating a semiconductor device for reducing a contact resistance between a bottom electrode and a PN junction pattern of a PRAM. Embodiments also include a method of fabricating a semiconductor device that can minimize diffusion of metal atoms contained in a barrier metal layer of a PRAM into a phase-change layer.
- Embodiments provide methods of forming a barrier metal layer of a semiconductor device, the methods including forming a cyclic titanium layer between a silicon layer and a bottom electrode. The methods include forming a barrier metal layer on a top surface of a substrate, and forming an electrode layer on the semiconductor substrate. Forming the barrier metal layer may include performing a cyclic process repeatedly. The cyclic process may include depositing a titanium layer and nitriding the deposited titanium layer.
- In some embodiments, depositing the titanium layer is performed using TiCl4 gas as a source gas and nitriding the deposited titanium layer is performed using a process gas containing NH3 or N2. In other embodiments, the methods further include performing an RTN process on the resulting structure including the barrier metal layer before forming the electrode layer. In addition, forming the barrier metal layer further includes performing a purge process after depositing the titanium layer and another purge process after nitriding the deposited titanium layer.
- In other embodiments, the methods further include, before forming the barrier metal layer, forming a PN junction pattern on the semiconductor substrate; forming a silicide pattern on the PN junction pattern; and forming a spacer on the silicide pattern. In this case, the electrode layer is formed of a TiAlN layer. The TiAlN layer is used as a bottom electrode of a PRAM device, and the barrier metal layer contributes to reducing a contact resistance between the electrode layer and the PN junction pattern.
- In still other embodiments, the methods further include sequentially forming a phase-change layer, a top electrode layer, and a metal layer on the electrode layer. In this case, the nitriding of the deposited titanium layer can prevent diffusion of titanium atoms contained in the deposited titanium layer into the phase-change layer.
- In still other embodiments, the methods further include performing an RTN process on the resulting structure including the electrode layer before forming the phase-change layer.
- In yet other embodiments, methods of forming a barrier metal layer of a semiconductor device include forming a cyclic titanium layer between a PN junction pattern and a bottom electrode. The methods include forming a PN junction pattern on a semiconductor substrate, forming a silicide pattern on the PN junction pattern, forming a spacer on the silicide pattern, forming a barrier metal layer on the resulting structure including the spacer, forming a bottom electrode filling the internal space of the spacer on the resulting structure including the barrier metal layer, and sequentially forming a phase-change layer, a top electrode layer, and a metal layer on the bottom electrode. Forming the barrier metal layer includes performing a cyclic process repeatedly, the cyclic process including depositing a titanium layer and nitriding the deposited titanium layer.
- In some embodiments, the methods further include performing an RTN process on the resulting structure including the barrier metal layer before forming the bottom electrode. In addition, the methods further include performing an RTN process on the resulting structure including the bottom electrode before forming the phase-change layer.
- The accompanying figures are included to provide a further understanding of the present invention, and are incorporated in and constitute a part of this specification. The drawings illustrate exemplary embodiments of the present invention and, together with the description, serve to explain its principles. In the figures:
-
FIG. 1 is a cross-sectional view of a conventional PRAM; -
FIG. 2 is a flowchart illustrating a method of fabricating a conventional diode-based PRAM; -
FIG. 3 is a flowchart illustrating a method of fabricating a semiconductor device according to an embodiment; -
FIGS. 4A through 4H are perspective views illustrating a method of fabricating semiconductor device according to the embodiment; -
FIG. 5 is a timing diagram of gas supply for forming a cyclic titanium layer according to the embodiment; and -
FIG. 6 is a graph illustrating some characteristics of a cyclic titanium layer, comparing that of the embodiment with that of the conventional art. - Preferred embodiments of the present invention will be described below in more detail with reference to the accompanying drawings. The present invention may, however, be embodied in different forms and should not be constructed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the present invention to those skilled in the art.
- In the specification, the dimensions of layers and regions are exaggerated for clarity of illustration. It will also be understood that when a layer (or film) is referred to as being ‘on’ another layer or substrate, it can be directly on the other layer or substrate, or intervening layers may also be present. Also, though terms like a first, a second, and a third are used to describe various regions and layers in various embodiments of the present invention, the regions and the layers are not limited to these terms. These terms are used only to tell one region or layer from another region or layer. Therefore, a layer referred to as a first layer in one embodiment can be referred to as a second layer in another embodiment. An embodiment described and exemplified herein includes a complementary embodiment thereof.
- Hereinafter, an exemplary embodiment will be described in conjunction with the accompanying drawings.
-
FIG. 3 is a flowchart illustrating a method of fabricating a semiconductor device according to an embodiment.FIGS. 4A through 4H are perspective views illustrating a method of fabricating a semiconductor device according to the embodiment.FIG. 5 is a timing diagram of a gas supply for forming a cyclic titanium layer according to the embodiment. - Referring to
FIG. 4A , deviceisolation layer patterns 110 defining an active region are formed in a predetermined region of asemiconductor substrate 100. The device isolation layer patterns may be formed using a shallow trench isolation (STI) method. Aconductive region 120 may then be formed on the active region. - In an embodiment, the
conductive region 120 is used as a line that connects memory cells of a PRAM in a predetermined direction. To this end, theconductive region 120 may contain high-concentration impurities having a different conductivity type than thesemiconductor substrate 100. For example, theconductive region 120 may be an n+ impurity region. - In another embodiment, a conductive pattern of a metallic material may be formed to replace the
conductive region 120. This embodiment is disclosed in U.S. patent application Ser. No. 11/600,719 and thus its description will be omitted for conciseness. - Referring to
FIG. 4B , aninterlayer insulating layer 130 may be formed on the resulting structure including theconductive region 120. The interlayer insulatinglayer 130 may be formed of a silicon oxide layer and may further include an insulating layer such as a silicon nitride layer and a silicon oxide nitride layer. - Thereafter, the
interlayer insulating layer 130 may be patterned to formopenings 135 that expose theconductive region 120. Theopenings 135 define a region for a memory structure of a PRAM according to the present embodiment. Forming theopenings 135 may include etching theinterlayer insulating layer 130 anisotropically by an etch recipe having an etch selectivity with respect to a silicon layer. - To achieve the above etch selectivity, the
interlayer insulating layer 130 may be formed of a silicon nitride layer and a silicon oxide layer that are stacked sequentially. In this case, the forming of theopenings 135 may include etching a silicon oxide layer by an etch recipe having an etch selectivity with respect to a silicon nitride layer and etching a silicon nitride layer by an etch recipe having an etch selectivity with respect to a silicon layer. - Referring now to
FIG. 4C , aPN junction pattern 140 may be formed in a bottom region of the opening 135 (step S100 inFIG. 3 ). ThePN junction pattern 140 constitutes a diode that may be used for selective access to the memory cells of the PRAM. When theconductive region 120 contains high-concentration n-type (i.e., n+) impurities as stated above, thePN junction pattern 140 may be formed of an n− impurity layer 141 and a p+ impurity region 142 that are stacked sequentially. - Forming the
PN junction pattern 140 may include performing an epitaxial process using the exposed semiconductor layer 100 (specifically, the conductive region 120) as a seed layer. In an embodiment, an epitaxial layer grown by the epitaxial process may be formed to fill theopening 135 and is then etched back until the sidewalls of theopening 135 are exposed. Thereafter, a predetermined ion implantation process may be performed to form the n− impurity layer 141 and the p+ impurity layer 142. Meanwhile, thePN junction pattern 140 may be formed using a variety of other known methods. For example, the n− impurity layer 141 and the p+ impurity layer 142 may be respectively formed by implanting n-type impurities and p-type impurities during the epitaxial process. - Referring to
FIGS. 4D and 4E , asilicide pattern 150 may be formed on the PN junction pattern 140 (step S 110 inFIG. 3 ). And then aspacer 155 covering the inner wall of theopening 135 may be formed on the silicide pattern 150 (step s120 inFIG. 3 ). - The
silicide pattern 150 may be formed of silicide materials, such as cobalt silicide or tungsten silicide. Forming thesilicide pattern 150 may include forming a metal (e.g., cobalt and tungsten) layer on the resulting structure including thePN junction pattern 140 and performing a self-aligned silicidation process. By the self-aligned silicidation process, thesilicide pattern 150 may be selectively formed on thePN junction pattern 140. - The
spacer 155 may be formed of an insulating material layer such as a silicon oxide layer or a silicon nitride layer. According to the present embodiment, a bottom electrode of the PRAM may be formed in a top region of theopening 135 that is surrounded by thespacer 155. As is well known in the art, the electrical resistance of the bottom electrode is preferably increased to reduce the power consumption of the PRAM, and thespacer 155 is formed to reduce the electrical resistance of the bottom electrode. That is, thespacer 155 is formed to reduce the width of the top region of theopening 135, thereby increasing the electrical resistance of the bottom electrode formed in the top region of theopening 135. With the inclusion of thespacer 155 in theopening 135, an inner space is formed inside the spacer. The thickness of thespacer 155 on the wall of theopening 135 may be greater in a bottom portion than in a top portion. so that a radius in a bottom portion of the inner space is less than a radius in a top portion of the inner space. - Referring to
FIG. 4F , abarrier metal layer 160 may be formed on the resulting structure including the spacer 155 (step 130 inFIG. 3 ). According to the present embodiment, thebarrier metal layer 160 may be a cyclic titanium layer that is formed by performing deposition and nitridation repeatedly. - More specifically, referring to
FIGS. 3 and 5 , the cyclic titanium layer may be formed by performing a cycle of first through fourth processes T1 through T4 repeatedly at least twice (i.e., n=2 inFIG. 3 ). In an embodiment of the present embodiment, the first process T1 may be a process of depositing a titanium layer using TiCl4 as a source gas (step S131 inFIG. 3 ), the third process T3 may be a process of exposing the deposited titanium layer to a nitridation gas such as ammonia (NH3) gas (step 132 inFIG. 3 ), and the second and fourth processes T2 and T4 may be processes of purging the source gas and the nitridation gas from the process chamber where the cycles take place. In another embodiment, a process gas containing nitrogen instead of the ammonia gas may be used as the nitridation gas. In addition, inert gases such as nitrogen may be used as a purge gas for the purge processes T2 and R4. - By repetition of the deposition/nitridation processes, a titanium nitride layer may be formed on the deposited titanium layer. The titanium nitride layer prevents diffusion of titanium atoms contained in a titanium layer formed in each deposition process. Accordingly, it is possible to prevent the diffusion of titanium atoms into the phase-change layer and the consequent increase of the reset current of the PRAM, which are the problems of the conventional art.
- Meanwhile, in another embodiment, after forming the
barrier metal layer 160, a rapid thermal nitridation (RTN) process may be additionally performed on the resulting structure including thebarrier metal layer 160. This RTN process also contributes to the prevention of the diffusion of the titanium atoms contained in thebarrier metal layer 160. - Referring to
FIG. 4G , abottom electrode layer 170 may be formed on the resulting structure including thebarrier metal layer 160. - In an embodiment, the
bottom electrode layer 170 may be a TiAlN layer. Forming the TiAlN layer may include supplying a process gas such as TiCl4, tetra-methyl-aluminum (TMA), and ammonia (NH3) into a process chamber that is heated to 450˜500° C., for example. In another embodiment, thebottom electrode layer 170 may be formed in the same process chamber that is used to form thebarrier metal layer 160. - Referring to
FIG. 4H , thebottom electrode layer 170 and thebarrier metal layer 160 may be sequentially etched until the interlayer insulatinglayer 130 is exposed, thereby forming abottom electrode 175 and abarrier metal pattern 165 in the top region of theopening 135. This process may be performed using a chemical mechanical polishing (CMP) process, for example. - Thereafter, a phase-change layer, a top electrode layer, and a metal layer may be sequentially formed on the resulting structure that includes the
bottom electrode 175. These layers may then be patterned to form a phase-change layer pattern 180, atop electrode 185, and abit line 190 that connect to thebottom electrodes 175. According to the present embodiment, thebit line 190 may be formed across theconductive region 120. - The phase-change layer may be formed of one selected from alloys containing antimony (Sb). For example, the phase-change layer may be formed of Ge2Sb2Te5 (hereinafter referred to as a GTS layer). As described above, the phase-change layer exhibits variable resistance characteristics depending on its crystalline state, which may be used to determine data stored in a memory cell of the PRAM.
- In another embodiment, the phase-
change layer pattern 180, thetop electrode 185, and thebit line 190 may be formed using other known techniques such as a damascene process. - In another embodiment, before forming the phase-change layer, an RTN process may be additionally performed on the resulting structure including the
bottom electrode 175 and thebarrier metal pattern 165. This RTN process also contributes to the prevention of the diffusion of the titanium atoms contained in thebarrier metal pattern 165. In light of the fact that the non-nitrided section of the titanium layer can be exposed by the CMP process, it is preferable that an RTN process is performed on the resulting structure including thebarrier metal pattern 165 before forming the phase-change layer. Accordingly, it is possible to prevent the diffusion of titanium atoms into the phase-change layer pattern 180 and the consequent increase of the reset current of the PRAM, which are the problems of the conventional art. -
FIG. 6 is a graph illustrating and comparing some characteristics of a cyclic titanium layer according to an example of the present embodiment and the conventional art. - Referring to
FIG. 6 , Group I denotes the contact resistance of a memory device where a cobalt silicide layer and a CVD Ti layer are formed between a PN junction pattern and a bottom electrode. Group II denotes the contact resistance of a memory device where only a cobalt silicide layer is formed between a PN junction pattern and a bottom electrode And Group III denotes the contact resistance of a memory device where a cobalt silicide layer and a cyclic titanium layer are sequentially formed between a PN junction pattern and a bottom electrode. IN this example, the cyclic titanium layer for Group III is formed to a thickness of about 74 Å using the method illustrated with reference toFIG. 4F . Consequently, the contact resistance of the memory device according to the present embodiment corresponds to Group III, while those of the conventional art correspond to Group I and Group II. - As can be seen from
FIG. 6 , the contact resistance of Group II without the barrier metal layer is much higher than the contact resistances of Groups I and III that have the barrier metal layer. Consequently, it can be seen that the barrier metal layer reduces the contact resistance. It can also be seen that the cyclic titanium layer according to the present embodiment can provide the same technical effect as the conventional CVD Ti layer in terms of the reduction of the contact resistance. However, while the conventional CVD Ti layer causes the diffusion of titanium atoms into the phase-change layer and the consequent increase of the reset current of the PRAM, the cyclic titanium layer according to the present embodiment is free from such conventional problems. - As described above, the embodiment repeatedly performs the deposition of the titanium layer and the nitridation of the deposited titanium layer, thereby forming the cyclic titanium layer between the silicon layer (e.g., the PN junction pattern) and the bottom electrode. Accordingly, the contact resistance between the silicon layer and the bottom electrode can be reduced. In addition, the repetition of the nitridation of the deposited titanium layer can minimize the diffusion of the titanium atoms of the deposited titanium layer into the phase-change layer, thus contributing to preventing an increase in the reset current of the PRAM.
- The above-disclosed subject matter is to be considered illustrative, and not restrictive, and the appended claims are intended to cover all such modifications, enhancements, and other embodiments, which fall within the true spirit and scope of the present invention. Thus, to the maximum extent allowed by law, the scope of the present invention is to be determined by the broadest permissible interpretation of the following claims and their equivalents, and shall not be restricted or limited by the foregoing detailed description.
Claims (20)
1. A method of forming a barrier metal layer of a semiconductor device, the method comprising:
preparing a semiconductor substrate;
forming a barrier metal layer on a top surface of the semiconductor substrate; and
forming an electrode layer on the semiconductor substrate,
wherein forming the barrier metal layer comprises performing a cyclic process repeatedly at least two times, the cyclic process including depositing a titanium layer and nitriding the deposited titanium layer.
2. The method of claim 1 , wherein depositing the titanium layer is performed using TiCl4 gas as a source gas and nitriding the deposited titanium layer is performed using a process gas containing NH3 gas or N2 gas.
3. The method of claim 1 , further comprising performing a rapid thermal nitridation (RTN) process on the resulting structure that includes the barrier metal layer before forming the electrode layer.
4. The method of claim 1 , wherein forming the barrier metal layer further comprises performing a purge process after depositing the titanium layer and another purge process after nitriding the deposited titanium layer.
5. The method of claim 1 , further comprising, before forming the barrier metal layer:
forming a PN junction pattern on the semiconductor substrate;
forming a silicide pattern on the PN junction pattern; and
forming a spacer on the silicide pattern.
6. The method of claim 5 , wherein the electrode layer is formed of a TiAlN layer that is used as a bottom electrode of a PRAM device.
7. The method of claim 5 , further comprising reducing a contact resistance between the electrode layer and the PN junction pattern by using the barrier metal layer.
8. The method of claim 5 , further comprising sequentially forming a phase-change layer, a top electrode layer, and a metal layer on the electrode layer, and
preventing diffusion of titanium atoms contained in the deposited titanium layer into the phase-change layer by using the nitrided titanium layer.
9. The method of claim 8 , further comprising performing a rapid thermal nitridation (RTN) process on the resulting structure including the electrode layer before forming the phase-change layer.
10. A method of forming a barrier metal layer of a semiconductor device, the method comprising:
forming a PN junction pattern on a semiconductor substrate;
forming a silicide pattern on the PN junction pattern;
forming a spacer on the silicide pattern, the spacer defining an inner space;
forming a barrier metal layer on the resulting structure including the spacer;
forming a bottom electrode to fill the inner space defined by the spacer on the resulting structure including the barrier metal layer; and
sequentially forming a phase-change layer, a top electrode layer, and a metal layer on the bottom electrode,
wherein forming the barrier metal layer comprises performing a cyclic process repeatedly at least two times, the cyclic process including depositing a titanium layer and nitriding the deposited titanium layer.
11. The method of claim 10 , wherein depositing the titanium layer is performed using TiCl4 gas as a source gas and the nitriding of the deposited titanium layer is performed using a process gas containing NH3 gas or N2 gas.
12. The method of claim 10 , further comprising performing a rapid thermal nitridation (RTN) process on the resulting structure including the barrier metal layer before forming the bottom electrode.
13. The method of claim 10 , wherein forming the barrier metal layer further comprises performing a purge process after depositing the titanium layer and another purge process after nitriding the deposited titanium layer.
14. The method of claim 10 , wherein the bottom electrode is formed of a TiAlN layer.
15. The method of claim 10 , further comprising reducing a contact resistance between the bottom electrode and the PN junction pattern by using the barrier metal layer.
16. The method of claim 10 , further comprising performing a rapid thermal nitridation (RTN) process on the resulting structure including the bottom electrode before forming the phase-change layer.
17. The method of claim 10 , further comprising preventing diffusion of the deposited titanium layer into the phase-change layer by using the nitrided titanium layer.
18. The method of claim 10 , further comprising, before forming the PN junction pattern, forming openings in an interlayer insulating layer disposed on the semiconductor substrate to include the PN junction within the openings.
19. A method of forming a barrier metal layer of a semiconductor device, the method comprising:
forming an interlayer insulating layer on a semiconductor substrate;
forming an opening in the interlayer insulating layer;
forming a PN junction in the opening;
forming a silicide layer on the PN junction;
forming a spacer on the silicide layer, the spacer defining an inner space;
forming a barrier metal layer on the resulting structure including the spacer;
forming a bottom electrode to fill the inner space defined by the spacer on the resulting structure including the barrier metal layer; and
sequentially forming a phase-change layer, a top electrode layer, and a metal layer on the bottom electrode,
wherein forming the barrier metal layer comprises performing a cyclic process repeatedly at least two times, the cyclic process including depositing a titanium layer and nitriding the deposited titanium layer.
20. The method of claim 19 , wherein a radius in a bottom portion of the inner space is less than a radius in a top portion of the inner space.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020060058960A KR100794657B1 (en) | 2006-06-28 | 2006-06-28 | Methods Of Forming Barrier Metal Layer Of Semiconductor Device |
KR2006-58960 | 2006-06-28 |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080003815A1 true US20080003815A1 (en) | 2008-01-03 |
Family
ID=38877243
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/770,619 Abandoned US20080003815A1 (en) | 2006-06-28 | 2007-06-28 | Method of forming a barrier metal layer of a semiconductor device |
Country Status (2)
Country | Link |
---|---|
US (1) | US20080003815A1 (en) |
KR (1) | KR100794657B1 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090166602A1 (en) * | 2007-12-26 | 2009-07-02 | Hynix Semiconductor, Inc. | Phase-change memory device capable of improving contact resistance and reset current and method of manufacturing the same |
US20100129947A1 (en) * | 2008-11-27 | 2010-05-27 | Samsung Electronics Co., Ltd. | Resistance-variable memory device, method for fabricating the same and memory system including the same |
US20100227438A1 (en) * | 2009-03-04 | 2010-09-09 | Samsung Electronics Co., Ltd. | Resistance variable memory device and method of fabricating the same |
US20110155989A1 (en) * | 2009-12-29 | 2011-06-30 | Doo-Hwan Park | Variable resistance memory device and methods of forming the same |
US20130099190A1 (en) * | 2011-10-20 | 2013-04-25 | Samsung Electronics Co., Ltd. | Non-volatile memory device and method of fabricating the same |
US20130256621A1 (en) * | 2012-03-29 | 2013-10-03 | Samsung Electronics Co., Ltd. | Phase-change memory devices |
US20150158295A1 (en) * | 2013-12-06 | 2015-06-11 | Palo Alto Research Center Incorporated | Print Head Design for Ballistic Aerosol Marking with Smooth Particulate Injection from an Array of Inlets into a Matching Array of Microchannels |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5801097A (en) * | 1997-03-10 | 1998-09-01 | Vanguard International Semiconductor Corporation | Thermal annealing method employing activated nitrogen for forming nitride layers |
US6048788A (en) * | 1997-11-24 | 2000-04-11 | United Microelectronics Corp. | Method of fabricating metal plug |
US6437383B1 (en) * | 2000-12-21 | 2002-08-20 | Intel Corporation | Dual trench isolation for a phase-change memory cell and method of making same |
US6605527B2 (en) * | 2001-06-30 | 2003-08-12 | Intel Corporation | Reduced area intersection between electrode and programming element |
US20040038517A1 (en) * | 2002-08-20 | 2004-02-26 | Kang Sang-Bum | Methods of forming cobalt silicide contact structures including sidewall spacers for electrical isolation and contact structures formed thereby |
US20050032269A1 (en) * | 2003-08-04 | 2005-02-10 | Daniel Xu | Forming planarized semiconductor structures |
US6927163B2 (en) * | 2001-06-28 | 2005-08-09 | Dongbuanam Semiconductor Inc. | Method and apparatus for manufacturing a barrier layer of semiconductor device |
US6992365B2 (en) * | 2001-10-12 | 2006-01-31 | Ovonyx, Inc. | Reducing leakage currents in memories with phase-change material |
US20060060137A1 (en) * | 2004-09-22 | 2006-03-23 | Albert Hasper | Deposition of TiN films in a batch reactor |
US20060255439A1 (en) * | 2005-05-16 | 2006-11-16 | Masami Ikegami | Semiconductor device and method for fabricating the same |
US20070111487A1 (en) * | 2005-11-17 | 2007-05-17 | Kim Sung-Min | Highly integrated semiconductor device and method of fabricating the same |
US7449711B2 (en) * | 2005-01-12 | 2008-11-11 | Elpida Memory, Inc. | Phase-change-type semiconductor memory device |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4817210B2 (en) | 2000-01-06 | 2011-11-16 | 東京エレクトロン株式会社 | Film forming apparatus and film forming method |
KR20020065245A (en) * | 2001-02-06 | 2002-08-13 | 주식회사 하이닉스반도체 | thin film deposition method using Plasma Enhanced Atomic Layer Deposition method |
KR100513810B1 (en) * | 2003-12-23 | 2005-09-13 | 주식회사 하이닉스반도체 | FORMING METHOD OF Ti LAYER USING ATOMIC LAYER DEPOSITION BY CATALYST |
KR100566699B1 (en) * | 2004-08-17 | 2006-04-03 | 삼성전자주식회사 | Phase-changeable memory device and method of manufacturing the same |
-
2006
- 2006-06-28 KR KR1020060058960A patent/KR100794657B1/en not_active IP Right Cessation
-
2007
- 2007-06-28 US US11/770,619 patent/US20080003815A1/en not_active Abandoned
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5801097A (en) * | 1997-03-10 | 1998-09-01 | Vanguard International Semiconductor Corporation | Thermal annealing method employing activated nitrogen for forming nitride layers |
US6048788A (en) * | 1997-11-24 | 2000-04-11 | United Microelectronics Corp. | Method of fabricating metal plug |
US6437383B1 (en) * | 2000-12-21 | 2002-08-20 | Intel Corporation | Dual trench isolation for a phase-change memory cell and method of making same |
US6927163B2 (en) * | 2001-06-28 | 2005-08-09 | Dongbuanam Semiconductor Inc. | Method and apparatus for manufacturing a barrier layer of semiconductor device |
US6605527B2 (en) * | 2001-06-30 | 2003-08-12 | Intel Corporation | Reduced area intersection between electrode and programming element |
US6992365B2 (en) * | 2001-10-12 | 2006-01-31 | Ovonyx, Inc. | Reducing leakage currents in memories with phase-change material |
US20040038517A1 (en) * | 2002-08-20 | 2004-02-26 | Kang Sang-Bum | Methods of forming cobalt silicide contact structures including sidewall spacers for electrical isolation and contact structures formed thereby |
US20050032269A1 (en) * | 2003-08-04 | 2005-02-10 | Daniel Xu | Forming planarized semiconductor structures |
US20060060137A1 (en) * | 2004-09-22 | 2006-03-23 | Albert Hasper | Deposition of TiN films in a batch reactor |
US7449711B2 (en) * | 2005-01-12 | 2008-11-11 | Elpida Memory, Inc. | Phase-change-type semiconductor memory device |
US20060255439A1 (en) * | 2005-05-16 | 2006-11-16 | Masami Ikegami | Semiconductor device and method for fabricating the same |
US20070111487A1 (en) * | 2005-11-17 | 2007-05-17 | Kim Sung-Min | Highly integrated semiconductor device and method of fabricating the same |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090166602A1 (en) * | 2007-12-26 | 2009-07-02 | Hynix Semiconductor, Inc. | Phase-change memory device capable of improving contact resistance and reset current and method of manufacturing the same |
US7964498B2 (en) * | 2007-12-26 | 2011-06-21 | Hynix Semiconductor Inc. | Phase-change memory device capable of improving contact resistance and reset current and method of manufacturing the same |
US20100129947A1 (en) * | 2008-11-27 | 2010-05-27 | Samsung Electronics Co., Ltd. | Resistance-variable memory device, method for fabricating the same and memory system including the same |
US20100227438A1 (en) * | 2009-03-04 | 2010-09-09 | Samsung Electronics Co., Ltd. | Resistance variable memory device and method of fabricating the same |
US8168479B2 (en) * | 2009-03-04 | 2012-05-01 | Samsung Electronics Co., Ltd | Resistance variable memory device and method of fabricating the same |
US20110155989A1 (en) * | 2009-12-29 | 2011-06-30 | Doo-Hwan Park | Variable resistance memory device and methods of forming the same |
US20130099190A1 (en) * | 2011-10-20 | 2013-04-25 | Samsung Electronics Co., Ltd. | Non-volatile memory device and method of fabricating the same |
US8884263B2 (en) * | 2011-10-20 | 2014-11-11 | Samsung Electronics Co., Ltd. | Non-volatile memory device having conductive buffer pattern and method of fabricating the same |
US20130256621A1 (en) * | 2012-03-29 | 2013-10-03 | Samsung Electronics Co., Ltd. | Phase-change memory devices |
US8872148B2 (en) * | 2012-03-29 | 2014-10-28 | Samsung Electronics Co., Ltd. | Phase-change memory devices |
KR101908062B1 (en) | 2012-03-29 | 2018-10-15 | 삼성전자주식회사 | Phase-change memory devices and methods of manufacturing the same |
US20150158295A1 (en) * | 2013-12-06 | 2015-06-11 | Palo Alto Research Center Incorporated | Print Head Design for Ballistic Aerosol Marking with Smooth Particulate Injection from an Array of Inlets into a Matching Array of Microchannels |
Also Published As
Publication number | Publication date |
---|---|
KR100794657B1 (en) | 2008-01-14 |
KR20080000989A (en) | 2008-01-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8120005B2 (en) | Phase change memory devices and their methods of fabrication | |
US8129214B2 (en) | Phase change memory devices having dual lower electrodes and methods of fabricating the same | |
US7397092B2 (en) | Phase changable memory device structures | |
US7573058B2 (en) | Phase change materials, phase change random access memories having the same and methods of operating phase change random access memories | |
US8089137B2 (en) | Integrated circuit memory with single crystal silicon on silicide driver and manufacturing method | |
US8039828B2 (en) | Semiconductor device and method of fabricating the same | |
US8933536B2 (en) | Polysilicon pillar bipolar transistor with self-aligned memory element | |
US20080003815A1 (en) | Method of forming a barrier metal layer of a semiconductor device | |
US9064794B2 (en) | Integrated circuit including vertical diode | |
US20090032794A1 (en) | Phase change memory device and fabrication method thereof | |
KR101338160B1 (en) | Phase change memory devices and methods of forming the same | |
US20110020998A1 (en) | Method of forming a semiconductor device having a metal alloy electrode | |
KR100973279B1 (en) | Phase change memory device and method for manufacturing the same | |
US20090052230A1 (en) | Integrated circuit including silicide region to inhibit parasitic currents | |
KR100629265B1 (en) | method of forming a conductive layer including a local high resistivity region and semiconductor device fabricated using the same | |
KR100650752B1 (en) | Phase change ram device and method of manufacturing the same | |
KR20100084215A (en) | Phase change memory device having barrier protective layer silicicd bottom electrode and method for manufacturing same | |
KR101675322B1 (en) | Phase change memory device having nanowire network single elemental phase change layer in porous dielectric layer and method for manufacturing same | |
US8053750B2 (en) | Phase change memory device having heat sinks formed under heaters and method for manufacturing the same | |
US20080135825A1 (en) | Phase-change memory device and method of fabricating the same | |
US20130280880A1 (en) | Phase-change memory device and method of fabricating the same | |
US7829879B2 (en) | Integrated circuit including U-shaped access device | |
KR20090036384A (en) | Phase change memory devices employing cell diodes and methods of fabricating the same | |
KR20090070304A (en) | Method of forming ohmic contact layer in phase change device | |
US7994536B2 (en) | Integrated circuit including U-shaped access device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, HYUN-SUK;LIM, HYUN-SEOK;KIM, RAK-HWAN;AND OTHERS;REEL/FRAME:019495/0887 Effective date: 20070618 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |