US20070077011A1 - Simple fiducial marking for quality verification of high density circuit board connectors - Google Patents

Simple fiducial marking for quality verification of high density circuit board connectors Download PDF

Info

Publication number
US20070077011A1
US20070077011A1 US11/240,400 US24040005A US2007077011A1 US 20070077011 A1 US20070077011 A1 US 20070077011A1 US 24040005 A US24040005 A US 24040005A US 2007077011 A1 US2007077011 A1 US 2007077011A1
Authority
US
United States
Prior art keywords
edge
board
circuit board
printed circuit
adjacent
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/240,400
Inventor
Thomas Whitehead
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Emcore Corp
Original Assignee
Emcore Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Emcore Corp filed Critical Emcore Corp
Priority to US11/240,400 priority Critical patent/US20070077011A1/en
Assigned to EMCORE CORPORATION reassignment EMCORE CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: WHITEHEAD, THOMAS
Publication of US20070077011A1 publication Critical patent/US20070077011A1/en
Assigned to BANK OF AMERICA, N.A. reassignment BANK OF AMERICA, N.A. SECURITY AGREEMENT Assignors: EMCORE CORPORATION
Priority to US12/367,366 priority patent/US7822301B2/en
Assigned to WELLS FARGO BANK, NATIONAL ASSOCIATION reassignment WELLS FARGO BANK, NATIONAL ASSOCIATION SECURITY AGREEMENT Assignors: EMCORE CORPORATION, EMCORE SOLAR POWER, INC.
Assigned to EMCORE CORPORATION, EMCORE SOLAR POWER, INC. reassignment EMCORE CORPORATION RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: BANK OF AMERICA, N.A.
Assigned to EMCORE SOLAR POWER, INC., EMCORE CORPORATION reassignment EMCORE SOLAR POWER, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: WELLS FARGO BANK
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0011Working of insulating substrates or insulating layers
    • H05K3/0044Mechanical working of the substrate, e.g. drilling or punching
    • H05K3/0052Depaneling, i.e. dividing a panel into circuit boards; Working of the edges of circuit boards
    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/24Coupling light guides
    • G02B6/42Coupling light guides with opto-electronic elements
    • G02B6/4201Packages, e.g. shape, construction, internal or external details
    • G02B6/4274Electrical aspects
    • G02B6/428Electrical aspects containing printed circuit boards [PCB]
    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/24Coupling light guides
    • G02B6/42Coupling light guides with opto-electronic elements
    • G02B6/4201Packages, e.g. shape, construction, internal or external details
    • G02B6/4274Electrical aspects
    • G02B6/4284Electrical aspects of optical modules with disconnectable electrical connectors
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0266Marks, test patterns or identification means
    • H05K1/0269Marks, test patterns or identification means for visual or optical inspection
    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/24Coupling light guides
    • G02B6/42Coupling light guides with opto-electronic elements
    • G02B6/4201Packages, e.g. shape, construction, internal or external details
    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/24Coupling light guides
    • G02B6/42Coupling light guides with opto-electronic elements
    • G02B6/4201Packages, e.g. shape, construction, internal or external details
    • G02B6/4246Bidirectionally operating package structures
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • H05K1/117Pads along the edge of rigid circuit boards, e.g. for pluggable connectors
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/16Inspection; Monitoring; Aligning
    • H05K2203/163Monitoring a manufacturing process

Definitions

  • the invention relates to electro-optic conversion modules, and particularly to the use of fiducial markings on such printed boards in such modules for verification of printing alignment, fabrication accuracy, and quality control of printed electrical connectors fabricated on such boards.
  • Optical data transmission networks provide high capacity signal transmission without many of the physical limitations of electrical cables.
  • Fiber-optic transceivers used in such networks convert electrical signals into optical signals and vice versa at the interface of a fiber-optic cable and an electronic network unit, such as a computer or communications system.
  • the typical hardware design of these low-cost transceivers provides the use of a printed circuit board that terminate on one side with a cut out pin edge or a contact array forming a multi-pin electrical connector, which may be implemented on one or both sides of the board. With such a contact array, the circuit board can be directly plugged into a mating electrical receptacle on the back end of the chassis of a host computer.
  • the cut out connector may also be elongated, and sized to be able to extend through an open slot in the back face of the computer chassis so that connection may be made to a receptacle mounted inside the chassis on a mother board of the computer.
  • mask alignment and routing introduce variations from board to board that present issues of reliability and quality control, especially for high density pin configuration.
  • the present invention provides printed circuit board having a printed pattern of fiducial marks on a first side of the printed circuit board including a first indicia including a right triangle with its base parallel to a first edge of the board and an alignment mark adjacent thereto, and a second indicia including a right triangle with its base parallel to a second edge of the board opposite said first edge, and an alignment mark adjacent thereto.
  • the invention further provides planar printed circuit board having a first edge, a second edge opposite the first edge, and a third edge extending between the first and second edge; and a printed circuit pattern imprinted on a first side of the circuit board using a mask pattern including a plurality of connector contact areas extending along the third edge and a first indicia including a right triangle with its longer side parallel to a first edge of the printed circuit board.
  • the present invention provides an optical transceiver for converting and coupling an information-containing electrical signal with an optical fiber having a housing including a fiber optic connector adapted for coupling with an external optical fiber for transmitting and/or receiving an optical communications signal; a rigid printed circuit board in the housing including a first edge forming a connector for coupling with an external electrical cable or information system device and for transmitting and/or receiving an information-containing electrical communications signal; and a pattern of triangular shaped fiducial marks on second and third opposed edges of said circuit board for assuring the accuracy and alignment of the electrical contacts of said connector.
  • the invention provides a method of qualifying the accuracy of a printed and cut printed circuit board by providing a printing mask pattern for a first side of the printed circuit board with a first sequence of a spaced indicia adjacent to a first edge of the board; and a second sequence of spaced indicia adjacent to a second edge of the board opposite said first edge; printing a layer of visually conspicuous material on a printed circuit board using said mask pattern; determining position of the acute angle vertex of the triangle with respect to the alignment mark and based upon such determination accepting or rejecting the board.
  • the invention provides a method of increasing the accuracy of a quality control screening procedure by providing an alignment guide that magnifies the measurement of a potential error by a factor depending upon the angle of the apex of the triangle fiducial mark.
  • the measured distance is effectively mirrored and amplified across the hypotenuse of the right triangle.
  • the degree of magnification is controlled by the acute angle of the triangle fiducial. This feature increases the accuracy of the measurement of a routing error and enables visual inspection of the production boards.
  • FIG. 1 is an exploded perspective view of an optical transceiver incorporating the cut out printed circuit board according to the present invention
  • FIG. 2 is the mark pattern of fiducial indicia used for printing a printed circuit board according to the present invention
  • FIG. 3 a depicts a production printed circuit board with a pattern of fiducial indicia present after routing
  • FIG. 3 b is an enlarged view of the left fiducial markings of the board of FIG. 3 a;
  • FIG. 4 is an alternative mark pattern of fiducial indicia according to the present invention.
  • FIG. 5 is a flow chart depicting the method of using the fiducial marks according to the present invention in a quality control protocol.
  • FIG. 1 is an exploded perspective view of an optical transceiver 100 incorporating the cut out printed circuit board with fiducial marks according to the present invention.
  • the transceiver 100 is compliant with the IEEE 802.3ae 10 GBASE-LX4 Physical Media Dependent sub-layer (PMD) and the XENPAKTM form factor. It is to be noted, however, that the transceiver 100 may be configured to operate under various other compliant protocols (such a Fibre Channel or SONET) and be manufactured in various alternate form factors such as X2.
  • the transceiver 100 is preferably a 10 Gigabit Coarse Wavelength Division Multiplexed (CWDM) transceiver having four 3.125 Gbps distributed feedback lasers and provides 300 meter transmission over legacy installed multimode fiber and from 10 to 40 km over standard single mode fiber.
  • CWDM Coarse Wavelength Division Multiplexed
  • the transceiver 100 includes a two-piece housing 102 with a base 104 and a cover 106 .
  • contact strips 152 are provided to ground the module to chassis ground as well.
  • the housing 102 is constructed of die-cast or milled metal, preferably die-cast zinc, although other materials also may be used, such a specialty plastics and the like.
  • the particular material used in the housing construction assists in reducing EMI.
  • EMI reduction may be achieved by using castellations (not shown) formed along the edges of the housing 102 .
  • the front end of the transceiver 100 includes a faceplate 132 for securing a pair of receptacles 124 , 126 .
  • the receptacles 124 , 126 are configured to receive fiber optic connector plugs 128 , 130 .
  • the connector receptacle 128 , 130 are configured to receive an optical fiber with industry standard SC duplex connectors (not shown).
  • keying channels 132 and 134 are provided to ensure that the SC connectors are inserted in their correct orientation.
  • the connector receptacle 126 receives an SC transmitting connector and the connector plug 124 receives an SC receiver connector.
  • the transceiver housing holds one or more circuit boards, including a transmit receive and a physical coding sub-layer subassemblies, and interface board 112 , which is used to provide an electrical interface to external electrical systems (not shown).
  • circuit boards including a transmit receive and a physical coding sub-layer subassemblies, and interface board 112 , which is used to provide an electrical interface to external electrical systems (not shown).
  • the rear edge 113 of the board 112 includes a printed pattern of contact points 114 which form individual electrical connections to an external mating receptacle on the external system which the transceiver is associate with.
  • the size and number of pins depends upon the particular standard.
  • the 70 pin board edge connector is as set forth in the XENPAK and X2 Multi-Source Agreements.
  • FIG. 2 is the mark pattern of fiducial indicia 201 and 202 , and 203 and 204 used in a mask for printing a single printed circuit board according to the present invention.
  • a number of identical printed circuit boards will be laid out in an array on a panel and printed simultaneously. After the single panel is printed, the individual boards are then separated or cut out with a router or other process equipment.
  • FIG. 3 ( a ) depicts the result of an overlay of the mark pattern of FIG. 2 over a printed circuit board 200 which is printed with metallization, including the contact points 114 , and routed. The result of the routing creates a different sizing of the original fiducial marks.
  • the figure depicts the top view of a specimen production printed circuit after routing illustrating a resulting fiducial mark pattern that may be used by the technique of the present invention for quality control inspection. Because of the position of the left hand edge 305 at the board, as determined by the router, the left side right triangle 301 has been approximately cut in half, with the vertex 400 now located at substantially the same distance from the rear edge 113 as the left hand side 401 of the fiducial mark 302 .
  • the right triangle 303 On the other edge 306 of the board 112 , the right triangle 303 has been barely cut or diminished by the router.
  • the vertex 402 of triangle 303 lies well below the right hand side 403 of the fiducial mark 304 , as is apparent from visual inspection.
  • FIG. 3 ( b ) is an enlarged view of the left side of the printed circuit board illustrated in FIG. 3 ( a ) to more accurately describe the acceptability criteria.
  • the quality control operator notes the position of the vertex 400 of the triangular fiducial mark 301 as determined by the cut 305 that forms the left hand peripheral edge of the board.
  • fiducial marks other than right triangles and rectangular-shaped alignment fiducial marks may be used as well, and are within the scope of the present invention.
  • FIG. 4 is an alternative fiducial mark pattern according to the present invention.
  • the alignment marks 601 and 603 are identical as 302 and 304 in FIG. 3 ( a ).
  • the right triangles 600 and 602 are similar in size as 301 and 303 in FIG. 3 ( a ), but are oriented differently.
  • the embodiment of FIG. 4 utilizes the upper vertex 604 , as the point to be compared with the adjacent peripheral edge of the alignment mark 601 .
  • FIG. 5 is a flow chart depicting the method of using the fiducial marks according to the present invention in a quality control protocol.
  • the first step 701 is to provide a mask pattern with fiducial marks including a right triangle shaped indicia, and a corresponding alignment mark, associated with the edge where the pin contacts are to be printed.
  • a layer is printed on the printed circuit board (or on the panel of several boards) including the fiducial marks.
  • the fiducial marks may be the same metal layer as the pin contacts, so only a single print step is involved for each side of the board.
  • the individual boards may be separated or routed from the panel.
  • the next step 703 is to determine the location of the apex of the indicia with respect to an alignment mark on the first and second opposite edges of the board, on each side, and to utilize that information in the next step 704 to compare the result to a predetermined selection criteria to qualify the board.
  • the present invention can be described as a method of qualifying the accuracy of a printed circuit board by providing a printing mask pattern for a first side of the printed circuit board with a first sequence of a spaced indicia parallel to a first edge of the board; and a second sequence of spaced indicia parallel to a second edge of the board opposite said first edge.
  • a layer of visually conspicuous material (such as the metallization pattern) is then printed on the printed circuit board using said mask pattern.
  • the individual boards are then cut or routed from the panel on which they were printed, and the quality inspection process according to the present invention can be commenced.
  • a human operator can visually inspect the board and determine if the board has been accurately routed by examining the right triangles printed on the first and second edges respectively of the board. This data can then be compared against a qualification criteria to accept or reject the board.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Manufacturing & Machinery (AREA)
  • Structure Of Printed Boards (AREA)

Abstract

A printed circuit board with a printed pattern of fiducial marks on a first side of the printed circuit board including a first indicia including a right triangle with its base parallel to a first edge of the board and an alignment mark adjacent thereto, and a second indicia including a right triangle with its base parallel to a second edge of the board opposite said first edge, and an alignment mark adjacent thereto.

Description

    REFERENCE TO RELATED APPLICATIONS
  • This application is related to copending U.S. application Ser. No. ______, of Lau et al. filed simultaneously herewith.
  • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The invention relates to electro-optic conversion modules, and particularly to the use of fiducial markings on such printed boards in such modules for verification of printing alignment, fabrication accuracy, and quality control of printed electrical connectors fabricated on such boards.
  • 2. Description of the Related Art
  • Optical data transmission networks provide high capacity signal transmission without many of the physical limitations of electrical cables. Fiber-optic transceivers used in such networks convert electrical signals into optical signals and vice versa at the interface of a fiber-optic cable and an electronic network unit, such as a computer or communications system.
  • To extend the application of the fiber optic transceiver for mass-produced, low-cost computer and communications devices, it is desirable for the individual components to be economical to fabricate, and thus the electrical connect to be simple and reliable at the same time. The typical hardware design of these low-cost transceivers provides the use of a printed circuit board that terminate on one side with a cut out pin edge or a contact array forming a multi-pin electrical connector, which may be implemented on one or both sides of the board. With such a contact array, the circuit board can be directly plugged into a mating electrical receptacle on the back end of the chassis of a host computer. The cut out connector may also be elongated, and sized to be able to extend through an open slot in the back face of the computer chassis so that connection may be made to a receptacle mounted inside the chassis on a mother board of the computer.
  • A number of industry standards have been defined to integrate some of these electrical connector design considerations into opto-electronic transceiver modules. For example, the XENPAK standard (see www.xenpak.org) describes an advantageous opto-electronic transceiver module package with a cut out printed circuit board electrical connector.
  • Like any lithographically printed circuit board, mask alignment and routing introduce variations from board to board that present issues of reliability and quality control, especially for high density pin configuration.
  • Prior to the present invention, there has not been a reliable process to ensure quality control in parallel optical module with a cut-out printed pin array electrical connector. Thus, it is desired to have a fiducial mark associated with the board design for the pin out or electrical contact array for making the electrical connection from the board which can be quickly and easily visually checked by quality assurance personnel in a production environment to determine if the routed board meets specification.
  • SUMMARY OF THE INVENTION
  • Briefly and in general terms, the present invention provides printed circuit board having a printed pattern of fiducial marks on a first side of the printed circuit board including a first indicia including a right triangle with its base parallel to a first edge of the board and an alignment mark adjacent thereto, and a second indicia including a right triangle with its base parallel to a second edge of the board opposite said first edge, and an alignment mark adjacent thereto.
  • In another aspect, the invention further provides planar printed circuit board having a first edge, a second edge opposite the first edge, and a third edge extending between the first and second edge; and a printed circuit pattern imprinted on a first side of the circuit board using a mask pattern including a plurality of connector contact areas extending along the third edge and a first indicia including a right triangle with its longer side parallel to a first edge of the printed circuit board.
  • In a further aspect, the present invention provides an optical transceiver for converting and coupling an information-containing electrical signal with an optical fiber having a housing including a fiber optic connector adapted for coupling with an external optical fiber for transmitting and/or receiving an optical communications signal; a rigid printed circuit board in the housing including a first edge forming a connector for coupling with an external electrical cable or information system device and for transmitting and/or receiving an information-containing electrical communications signal; and a pattern of triangular shaped fiducial marks on second and third opposed edges of said circuit board for assuring the accuracy and alignment of the electrical contacts of said connector.
  • In another aspect, the invention provides a method of qualifying the accuracy of a printed and cut printed circuit board by providing a printing mask pattern for a first side of the printed circuit board with a first sequence of a spaced indicia adjacent to a first edge of the board; and a second sequence of spaced indicia adjacent to a second edge of the board opposite said first edge; printing a layer of visually conspicuous material on a printed circuit board using said mask pattern; determining position of the acute angle vertex of the triangle with respect to the alignment mark and based upon such determination accepting or rejecting the board.
  • In still another aspect, the invention provides a method of increasing the accuracy of a quality control screening procedure by providing an alignment guide that magnifies the measurement of a potential error by a factor depending upon the angle of the apex of the triangle fiducial mark. The measured distance is effectively mirrored and amplified across the hypotenuse of the right triangle. The degree of magnification is controlled by the acute angle of the triangle fiducial. This feature increases the accuracy of the measurement of a routing error and enables visual inspection of the production boards.
  • The novel features and characteristics of the invention are set forth in the appended claims. The invention itself, however, as well as other features and advantages thereof, will be best understood by reference to a detailed description of a specific embodiment, when read in conjunction with the accompanying drawings.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is an exploded perspective view of an optical transceiver incorporating the cut out printed circuit board according to the present invention;
  • FIG. 2 is the mark pattern of fiducial indicia used for printing a printed circuit board according to the present invention;
  • FIG. 3 a depicts a production printed circuit board with a pattern of fiducial indicia present after routing;
  • FIG. 3 b is an enlarged view of the left fiducial markings of the board of FIG. 3 a;
  • FIG. 4 is an alternative mark pattern of fiducial indicia according to the present invention; and
  • FIG. 5 is a flow chart depicting the method of using the fiducial marks according to the present invention in a quality control protocol.
  • DESCRIPTION OF THE PREFERRED EMBODIMENT
  • Details of the present invention will now be described, including exemplary aspects and embodiments thereof. Referring to the drawings and the following description, like reference numbers are used to identify like or functionally similar elements, and are intended to illustrate major features of exemplary embodiments in a highly simplified diagrammatic manner. Moreover, the drawings are not intended to depict every feature of actual embodiments or the relative dimensions of the depicted elements, and are not drawn to scale.
  • FIG. 1 is an exploded perspective view of an optical transceiver 100 incorporating the cut out printed circuit board with fiducial marks according to the present invention. In this particular embodiment, the transceiver 100 is compliant with the IEEE 802.3ae 10 GBASE-LX4 Physical Media Dependent sub-layer (PMD) and the XENPAK™ form factor. It is to be noted, however, that the transceiver 100 may be configured to operate under various other compliant protocols (such a Fibre Channel or SONET) and be manufactured in various alternate form factors such as X2. The transceiver 100 is preferably a 10 Gigabit Coarse Wavelength Division Multiplexed (CWDM) transceiver having four 3.125 Gbps distributed feedback lasers and provides 300 meter transmission over legacy installed multimode fiber and from 10 to 40 km over standard single mode fiber.
  • The transceiver 100 includes a two-piece housing 102 with a base 104 and a cover 106. In addition, contact strips 152 are provided to ground the module to chassis ground as well. The housing 102 is constructed of die-cast or milled metal, preferably die-cast zinc, although other materials also may be used, such a specialty plastics and the like. Preferably, the particular material used in the housing construction assists in reducing EMI. Further, EMI reduction may be achieved by using castellations (not shown) formed along the edges of the housing 102.
  • The front end of the transceiver 100 includes a faceplate 132 for securing a pair of receptacles 124, 126. The receptacles 124, 126 are configured to receive fiber optic connector plugs 128, 130. In the preferred embodiment, the connector receptacle 128, 130 are configured to receive an optical fiber with industry standard SC duplex connectors (not shown). As such, keying channels 132 and 134 are provided to ensure that the SC connectors are inserted in their correct orientation. Further, as shown in the exemplary embodiment and discussed further herein, the connector receptacle 126 receives an SC transmitting connector and the connector plug 124 receives an SC receiver connector.
  • In particular, the transceiver housing holds one or more circuit boards, including a transmit receive and a physical coding sub-layer subassemblies, and interface board 112, which is used to provide an electrical interface to external electrical systems (not shown).
  • The rear edge 113 of the board 112 includes a printed pattern of contact points 114 which form individual electrical connections to an external mating receptacle on the external system which the transceiver is associate with. The size and number of pins depends upon the particular standard. In the preferred embodiment, the 70 pin board edge connector is as set forth in the XENPAK and X2 Multi-Source Agreements.
  • FIG. 2 is the mark pattern of fiducial indicia 201 and 202, and 203 and 204 used in a mask for printing a single printed circuit board according to the present invention. In an actual production process, a number of identical printed circuit boards will be laid out in an array on a panel and printed simultaneously. After the single panel is printed, the individual boards are then separated or cut out with a router or other process equipment.
  • FIG. 3(a) depicts the result of an overlay of the mark pattern of FIG. 2 over a printed circuit board 200 which is printed with metallization, including the contact points 114, and routed. The result of the routing creates a different sizing of the original fiducial marks.
  • In particular, the figure depicts the top view of a specimen production printed circuit after routing illustrating a resulting fiducial mark pattern that may be used by the technique of the present invention for quality control inspection. Because of the position of the left hand edge 305 at the board, as determined by the router, the left side right triangle 301 has been approximately cut in half, with the vertex 400 now located at substantially the same distance from the rear edge 113 as the left hand side 401 of the fiducial mark 302.
  • On the other edge 306 of the board 112, the right triangle 303 has been barely cut or diminished by the router. The vertex 402 of triangle 303 lies well below the right hand side 403 of the fiducial mark 304, as is apparent from visual inspection.
  • The present invention utilizes the position of the vertex of the right triangle with respect to the alignment edge 401 or 403 of the alignment mark to determine whether the board is acceptable. FIG. 3(b) is an enlarged view of the left side of the printed circuit board illustrated in FIG. 3(a) to more accurately describe the acceptability criteria. The quality control operator notes the position of the vertex 400 of the triangular fiducial mark 301 as determined by the cut 305 that forms the left hand peripheral edge of the board. One then considers an imaginary line 503 parallel with the rear edge 113 originating at the vertex 400 and extending into the adjacent rectangular-shaped alignment fiducial mark 302. If the line 503 intersect the mark 302, i.e. the line lies between the upper corner edge 500 and the lower corner edge 501 of the left hand peripheral side of the mark 302, then the routing cut 305 is within specification.
  • Of course, fiducial marks other than right triangles and rectangular-shaped alignment fiducial marks may be used as well, and are within the scope of the present invention.
  • FIG. 4 is an alternative fiducial mark pattern according to the present invention. The alignment marks 601 and 603 are identical as 302 and 304 in FIG. 3(a). The right triangles 600 and 602 are similar in size as 301 and 303 in FIG. 3(a), but are oriented differently. Instead of the lower vertex 400 being used as in FIG. 3(a), the embodiment of FIG. 4 utilizes the upper vertex 604, as the point to be compared with the adjacent peripheral edge of the alignment mark 601.
  • FIG. 5 is a flow chart depicting the method of using the fiducial marks according to the present invention in a quality control protocol. In the highly simplified method illustrated in the flow chart, the first step 701 is to provide a mask pattern with fiducial marks including a right triangle shaped indicia, and a corresponding alignment mark, associated with the edge where the pin contacts are to be printed.
  • In the next step 702, a layer is printed on the printed circuit board (or on the panel of several boards) including the fiducial marks. Typically, the fiducial marks may be the same metal layer as the pin contacts, so only a single print step is involved for each side of the board. Following printing, the individual boards may be separated or routed from the panel.
  • The next step 703 is to determine the location of the apex of the indicia with respect to an alignment mark on the first and second opposite edges of the board, on each side, and to utilize that information in the next step 704 to compare the result to a predetermined selection criteria to qualify the board.
  • More particularly, the present invention can be described as a method of qualifying the accuracy of a printed circuit board by providing a printing mask pattern for a first side of the printed circuit board with a first sequence of a spaced indicia parallel to a first edge of the board; and a second sequence of spaced indicia parallel to a second edge of the board opposite said first edge. A layer of visually conspicuous material (such as the metallization pattern) is then printed on the printed circuit board using said mask pattern. The individual boards are then cut or routed from the panel on which they were printed, and the quality inspection process according to the present invention can be commenced. A human operator can visually inspect the board and determine if the board has been accurately routed by examining the right triangles printed on the first and second edges respectively of the board. This data can then be compared against a qualification criteria to accept or reject the board.
  • It will be understood that each of the elements described above, or two or more together, also may find a useful application in other types of constructions differing from the types described above.
  • While the invention has been illustrated and described as embodied in a quality control method for printed circuit boards, it is not intended to be limited to the details shown, since various modifications and structural changes may be made without departing in any way from the spirit of the present invention.
  • Without further analysis, the foregoing will so fully reveal the gist of the present invention that others can, by applying current knowledge, readily adapt it for various applications without omitting features that, from the standpoint of prior art, fairly constitute essential characteristics of the generic or specific aspects of this invention and, therefore, such adaptations should and are intended to be comprehended within the meaning and range of equivalence of the following claims.

Claims (14)

1. A printed circuit board comprising:
a printed pattern of fiducial marks on a first side of the printed circuit board including a first indicia including a right triangle with its base parallel and adjacent to a first edge of the board and an alignment mark adjacent thereto, and a second indicia including a right triangle with its base parallel and adjacent to a second edge of the board opposite said first edge, and an alignment mark adjacent thereto.
2. A printed circuit board as defined in claim 1, further comprising a plurality of connector contact areas extending along a third edge of said board between said first edge and said second edge.
3. A printed circuit board as defined in claim 2, wherein the alignment mark has an edge adjacent said right triangle extending substantially parallel to the edge of the board, with the right triangle disposed between the alignment mark and the respective edge of the board.
4. A planar printed circuit board having a first edge, a second edge opposite said first edge, and a third edge extending between said first and second edge; and
a printed circuit pattern imprinted on a first side of said circuit board using a mask pattern including a plurality of connector contact areas extending along said third edge and a first indicia including a right triangle with its base parallel and adjacent to a first edge of the board and an alignment mark adjacent thereto, and a second indicia including a right triangle with its base parallel and adjacent to a second edge of the board opposite said first edge, and an alignment mark adjacent thereto.
5. A planar printed circuit board as defined in claim 4, wherein the printed circuit pattern has a predetermined specified width between said first and second edge, and a portion of at least one of the right triangles extends on the mask beyond said specified width so that an optimally dimensional circuit board has a truncated right triangle imprinted upon it.
6. A planar printed circuit board as defined in claim 5, wherein the specification for a properly printed and routed board has the apex of each right triangle disposed between the upper and lower edges of the adjacent alignment mark.
7. An optical transceiver for converting and coupling an information-containing electrical signal with an optical fiber comprising:
a housing including a fiber optic connect adapted for coupling with an external optical fiber for transmitting and/or receiving an optical communications signal;
a rigid printed circuit board in the housing including an edge forming a connector for coupling with an external electrical cable or information system device and for transmitting and/or receiving an information-containing electrical communications signal; and
a first indicia including a right triangle with its base parallel and adjacent to a first edge of the board and an alignment mark adjacent thereto, and a second indicia including a right triangle with its base parallel and adjacent to a second edge of the board opposite said first edge, and an alignment mark adjacent thereto, for assuring the accuracy and alignment of the electrical contacts of the connector.
8. An optical transceiver as defined in claim 7, further comprising a plurality of connector contact areas extending along a third edge of said board between said first and second opposed edges.
9. A transceiver as defined in claim 7, wherein the printed circuit board is printed using a mask with a pattern of fiducial marks with a predetermined specified distance to the ideal or optimum location of said first and second edge, and the right triangle indicia fiducial mark extends on the mask beyond said specified board width so that an optimally dimensional circuit board has smaller right triangles imprinted upon it than the right triangle indicia on the mask.
10. A transceiver as defined in claim 7, wherein the specification for a properly printed and routed board has the apex of each right triangle disposed between the upper and lower edges of the adjacent alignment mark.
11. A method of qualifying the accuracy of a printed circuit board comprising:
providing a printing mask pattern for a first side of the printed circuit board with a first spaced indicia including a right triangle with its base parallel and adjacent to a first edge of the board; and a second spaced indicia including a right triangle with its base parallel and adjacent to a second edge of the board opposite said first edge;
printing a layer of visually conspicuous material on a printed circuit board using said mask pattern;
determining the position of the apex of one indicia with respect to a corresponding alignment mark on the printed circuit board; and
based upon such position against a qualification criteria, accepting or rejecting the board.
12. A method as defined in claim 11, wherein a plurality of boards are implemented on a panel and further comprising separating the board from the panel prior to the determining step.
13. A method as defined in claim 11, wherein the method of separating includes routing.
14. A method as defined in claim 11, wherein the determining step is performed by visual inspection of the first and second sides of the board by an operator.
US11/240,400 2005-09-30 2005-09-30 Simple fiducial marking for quality verification of high density circuit board connectors Abandoned US20070077011A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US11/240,400 US20070077011A1 (en) 2005-09-30 2005-09-30 Simple fiducial marking for quality verification of high density circuit board connectors
US12/367,366 US7822301B2 (en) 2005-09-30 2009-02-06 Simple fiducial marking for quality verification of high density circuit board connectors

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/240,400 US20070077011A1 (en) 2005-09-30 2005-09-30 Simple fiducial marking for quality verification of high density circuit board connectors

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/367,366 Division US7822301B2 (en) 2005-09-30 2009-02-06 Simple fiducial marking for quality verification of high density circuit board connectors

Publications (1)

Publication Number Publication Date
US20070077011A1 true US20070077011A1 (en) 2007-04-05

Family

ID=37902038

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/240,400 Abandoned US20070077011A1 (en) 2005-09-30 2005-09-30 Simple fiducial marking for quality verification of high density circuit board connectors
US12/367,366 Expired - Fee Related US7822301B2 (en) 2005-09-30 2009-02-06 Simple fiducial marking for quality verification of high density circuit board connectors

Family Applications After (1)

Application Number Title Priority Date Filing Date
US12/367,366 Expired - Fee Related US7822301B2 (en) 2005-09-30 2009-02-06 Simple fiducial marking for quality verification of high density circuit board connectors

Country Status (1)

Country Link
US (2) US20070077011A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070241764A1 (en) * 2006-04-13 2007-10-18 Nitto Denko Corporation Wired circuit board assembly sheet
US20090250246A1 (en) * 2008-04-07 2009-10-08 Andrew Yaung Solder by numbers, a method and system for populating printed circuit boards

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103915693B (en) * 2013-01-04 2016-05-04 富士康(昆山)电脑接插件有限公司 Micro coaxial cable connector assembly

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6635866B2 (en) * 2001-04-19 2003-10-21 Internation Business Machines Corporation Multi-functional fiber optic coupler
US6937004B2 (en) * 2002-02-20 2005-08-30 Tohoku Pioneer Corporation Test mark and electronic device incorporating the same

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5627931A (en) 1996-05-28 1997-05-06 Motorola Optoelectronic transducer
US6938335B2 (en) * 1996-12-13 2005-09-06 Matsushita Electric Industrial Co., Ltd. Electronic component mounting method
US6239590B1 (en) 1998-05-26 2001-05-29 Micron Technology, Inc. Calibration target for calibrating semiconductor wafer test systems
JP3827497B2 (en) 1999-11-29 2006-09-27 株式会社ルネサステクノロジ Manufacturing method of semiconductor device
JP2002252157A (en) 2001-02-22 2002-09-06 Sony Corp Member for preparing mask and method for preparing the same, mask and method for preparing the same, exposure method and method for preparing semiconductor device
JP3827544B2 (en) 2001-08-31 2006-09-27 株式会社ルネサステクノロジ Manufacturing method of semiconductor integrated circuit device
US6815128B2 (en) 2002-04-01 2004-11-09 Micrel, Inc. Box-in-box field-to-field alignment structure
JP4377300B2 (en) 2004-06-22 2009-12-02 Necエレクトロニクス株式会社 Semiconductor wafer and semiconductor device manufacturing method
US7614800B2 (en) 2005-09-30 2009-11-10 Emcore Corporation Fiducial markings for quality verification of high density circuit board connectors

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6635866B2 (en) * 2001-04-19 2003-10-21 Internation Business Machines Corporation Multi-functional fiber optic coupler
US6937004B2 (en) * 2002-02-20 2005-08-30 Tohoku Pioneer Corporation Test mark and electronic device incorporating the same

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070241764A1 (en) * 2006-04-13 2007-10-18 Nitto Denko Corporation Wired circuit board assembly sheet
US7592551B2 (en) * 2006-04-13 2009-09-22 Nitto Denko Corporation Wired circuit board assembly sheet
US20090260855A1 (en) * 2006-04-13 2009-10-22 Nitto Denko Corporation Wired circuit board assembly sheet
US20110139490A1 (en) * 2006-04-13 2011-06-16 Nitto Denko Corporation Wired circuit board assembly sheet
US20110155421A1 (en) * 2006-04-13 2011-06-30 Nitto Denko Corporation Wired circuit board assembly sheet
US8017871B2 (en) * 2006-04-13 2011-09-13 Nitto Denko Corporation Wired circuit board assembly sheet
US8362360B2 (en) * 2006-04-13 2013-01-29 Nitto Denko Corporation Wired circuit board assembly sheet
US8487189B2 (en) * 2006-04-13 2013-07-16 Nitto Denko Corporation Wired circuit board assembly sheet
US20090250246A1 (en) * 2008-04-07 2009-10-08 Andrew Yaung Solder by numbers, a method and system for populating printed circuit boards

Also Published As

Publication number Publication date
US20090141270A1 (en) 2009-06-04
US7822301B2 (en) 2010-10-26

Similar Documents

Publication Publication Date Title
US7088880B1 (en) Optical fiber coupling and inline fault monitor device and method
US7665910B2 (en) Positioning plate for optical subassembly
US7798727B2 (en) Optical transceiver module and duplex fiber optic connector
US20090290619A1 (en) Transceiver module with dual printed circuit boards
CN110582712B (en) Fiber optic module with integrated lens
US9361600B2 (en) Physical layer management (PLM) system for use with an optical distribution frame in which trays can be selectively removed and re-attached
US20110221601A1 (en) Detecting Engagement Conditions Of A Fiber Optic Connector
US7731432B2 (en) Multiple channel optical transceiver modules with compatibility features
US20110235979A1 (en) Managed fiber connectivity systems
US7234880B1 (en) Internal pluggable optical module
TWM449964U (en) An optical communications system, and an optical communication module
JP5502880B2 (en) Device for optically coupling photonic elements
KR20040034387A (en) Optical backplane array connector
EP1710606A1 (en) Electrical connector, optical module assembly, and data communication system
CA2446912A1 (en) Module mounted aligning optical connector
US7353599B2 (en) Fiducial markings for quality verification of high density circuit board connectors
WO2013019500A1 (en) Straddle mount connector for a pluggable transceiver module
US7636506B2 (en) Optical fiber management in a chassis-based network system
EP3789804A1 (en) Methods for estimating insertion loss in optical fiber connections and fiber links using data reading apparatus
US7822301B2 (en) Simple fiducial marking for quality verification of high density circuit board connectors
JP4886453B2 (en) Optical connecting member and method of contrasting core wire
US8636426B2 (en) Photoelectric conversion system with optical transceive module
Immonen et al. Development of electro‐optical PCBs with polymer waveguides for high‐speed intra‐system interconnects
US20030039431A1 (en) Coupling for optical signals
US20230341639A1 (en) Opto-electric hybrid board, optical-element-mounted opto-electric hybrid board, and method of manufacturing optical-element-mounted opto-electric hybrid board

Legal Events

Date Code Title Description
AS Assignment

Owner name: EMCORE CORPORATION, NEW JERSEY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:WHITEHEAD, THOMAS;REEL/FRAME:017061/0471

Effective date: 20050819

AS Assignment

Owner name: BANK OF AMERICA, N.A., ILLINOIS

Free format text: SECURITY AGREEMENT;ASSIGNOR:EMCORE CORPORATION;REEL/FRAME:021824/0019

Effective date: 20080926

Owner name: BANK OF AMERICA, N.A.,ILLINOIS

Free format text: SECURITY AGREEMENT;ASSIGNOR:EMCORE CORPORATION;REEL/FRAME:021824/0019

Effective date: 20080926

AS Assignment

Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, ARIZONA

Free format text: SECURITY AGREEMENT;ASSIGNORS:EMCORE CORPORATION;EMCORE SOLAR POWER, INC.;REEL/FRAME:026304/0142

Effective date: 20101111

STCB Information on status: application discontinuation

Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION

AS Assignment

Owner name: EMCORE CORPORATION, NEW MEXICO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:027050/0880

Effective date: 20110831

Owner name: EMCORE SOLAR POWER, INC., NEW MEXICO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:027050/0880

Effective date: 20110831

AS Assignment

Owner name: EMCORE SOLAR POWER, INC., CALIFORNIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK;REEL/FRAME:061212/0728

Effective date: 20220812

Owner name: EMCORE CORPORATION, CALIFORNIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK;REEL/FRAME:061212/0728

Effective date: 20220812