US20060278908A1 - Write line design in MRAM - Google Patents
Write line design in MRAM Download PDFInfo
- Publication number
- US20060278908A1 US20060278908A1 US11/505,141 US50514106A US2006278908A1 US 20060278908 A1 US20060278908 A1 US 20060278908A1 US 50514106 A US50514106 A US 50514106A US 2006278908 A1 US2006278908 A1 US 2006278908A1
- Authority
- US
- United States
- Prior art keywords
- forming
- magnetic
- layer
- trench
- filler material
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/14—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements
- G11C11/15—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements using multiple magnetic layers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
- G11C5/063—Voltage and signal distribution in integrated semi-conductor memory access lines, e.g. word-line, bit-line, cross-over resistance, propagation delay
Definitions
- the present invention relates generally to non-volatile memories, and more particularly to magnetic random access memories.
- Magnetic Random Access Memory is a type of non-volatile memory with fast programming time and high density.
- the architecture for MRAM includes a plurality or array of memory cells and a plurality of word line and bit line intersections.
- the magnetic memory cell used is composed of a magnetic tunnel junction (MTJ) cell, an isolation transistor, and the intersection of word and bit lines.
- the isolation transistor is generally a N-channel field effect transistor (FET).
- FET field effect transistor
- An interconnect cell connects the isolation transistor to the MTJ device, to the bit line, and to the word line used to create part of the magnetic field for programming the MRAM cell.
- a MTJ cell typically includes a non-magnetic conductor forming a lower electrical contact, a pinned magnetic layer, a tunnel barrier layer positioned on the pinned layer, and a free magnetic layer positioned on the tunnel barrier layer with an upper contact on the free magnetic layer.
- the pinned layer of magnetic material has a magnetic vector that is always pointed in the same direction.
- the magnetic vector of the free layer is free, but constrained by the physical size of the layer, to point in either of two directions.
- An MTJ cell is used by connecting it in a circuit such that electricity flows vertically through the cell from one of the layers to the other.
- the MTJ cell may be electrically represented as a resistor, and the size of the resistance depends upon the orientation of the magnetic vectors. As is understood by those skilled in the art, the MTJ cell has a relatively high resistance when the magnetic vectors are pointed in opposite directions and a relatively low resistance when the magnetic vectors are aligned.
- a bit line is generally associated with each column of an array of MTJ cells and a word line is associated with each row of the array.
- the bit lines and word lines are used to address individual cells in the array for both reading and programming or storing information in the array.
- Programming of a selected cell is accomplished by passing predetermined currents through the word and bit lines intersecting at the selected cell.
- the magnetic field resulting from a “write current” changes the direction of the data layer, or free layer. As a result, the data are written as soon as the “write current” is applied.
- Desirable in the art is an improved high density MRAM device.
- this invention provides a method for reducing the area used by MRAM memories.
- FIG. 1A-1B illustrate the top and side views of a conventional MRAM cell design.
- FIG. 2A-2B illustrate the top and side views of an MRAM cell design in accordance with one embodiment of the present invention.
- FIG. 3 illustrates a first enhancement of the MRAM cell design in accordance with one embodiment of the present invention.
- FIG. 4A illustrates a conventional technique for constructing a magnetic tunnel junction over a write line.
- FIGS. 5A-5D illustrate a second enhancement of the MRAM cell design in accordance with one embodiment of the present invention.
- FIGS. 1A and 1B illustrate, respectively, the top and side views of a conventional MRAM cell design.
- a write line 102 is on top of another write line 104 , the latter being separated from and orthogonal to the former by a magnetic tunnel junction (MTJ) cell 106 .
- the MTJ cell 106 is further connected, through an interconnect cell 108 , to an N-channel Field Effect Transistor (FET) 110 .
- FET Field Effect Transistor
- FIGS. 2A and 2B illustrate, respectively, the top and side views of an MRAM cell design in accordance with one embodiment of the present invention.
- a write line 202 is on top of another write line 204 , the latter being separated from the former by the MTJ cell 106 .
- the MTJ cell 106 is further connected, through an interconnect cell 206 , to an N-channel Field Effect Transistor (FET) 208 .
- FET Field Effect Transistor
- the both widths of write lines 202 and 204 are shown to be smaller than the width of MTJ cell 106 . It is understood that since the MTJ is of a rectangular or even square shape, the term “width” is used to mean the length of any of its sides.
- the width of the write line is larger than half of that of the MTJ. In some embodiments, the width of write line is configured between half of the width of the MTJ and the width of the MTJ.
- FIG. 3 illustrates a first enhancement of the MRAM cell design in accordance with one embodiment of the present invention.
- FIG. 3 shows a cross section and top view 300 of a write line, which is constructed with a conductive material 302 , integrated with a shielding layer 304 which may include a ferromagnetic cladding layer and an antiferromagnetic layer.
- the conductive material 302 may be constructed using materials such as Cu or Al, whereas the ferromagnetic material may be constructed using materials such as Fe, Co, Mn, Ni etc.
- the shielding layer acts as a “keeper layer”, thereby acting to focus and strengthen the magnetic field 306 as seen by the MTJ cell.
- the coated keeper layer may be fabricated by conventional semiconductor processes, including: oxide etching, material deposition and chemical mechanical polishing.
- oxide etching As understood by those skilled in the art, the use of the magnetic material 304 as herein proposed may increase or enlarge the magnetic flux efficiency when the write line is conducting. It may allow for not only further reduction of the width of the write lines but also reduction of the write current.
- FIG. 4 illustrates a conventional technique for constructing a magnetic tunnel junction over a write line.
- FIG. 4 illustrates a conventional chemical mechanical polish (CMP) fabrication technique for producing the lower conductor line for an MRAM cell.
- CMP chemical mechanical polish
- a cross section 400 illustrates the patterning of the MTJ cell and the write line.
- the cross section 400 includes an oxide 402 , a conductor 404 and an MTJ cell 406 .
- voids may appear at the top edge of conductor line, as illustrated by two dotted circles 408 , because removal rates between the conductor and oxide layer may be different.
- FIGS. 5A-5D a process sequence as illustrated by FIGS. 5A-5D is proposed in accordance with one embodiment of the present invention.
- a trench 502 is cut into a substrate material 504 such as a dielectric material using photo masking and plasma etching techniques.
- a filler material 506 for forming the write line is deposited to fill the trench 502 , thereby covering the trench opening.
- the material 506 is a conductor, e.g. metal. If the write line is to have a magnetic keeper layer, the magnetic material is first deposited in the trench before the conducting filler material is formed.
- an adhesion layer may also be formed between them.
- Another layer of material 508 is then deposited to cover the trench 502 .
- the surface of the conducting material in the trench and the substrate material that it is embedded in may be flattened. It is however understood by those skilled in the art that, dependent upon design and process, the filler material 506 may not be the same as the newly deposited material 508 as long as the conducting write line formed in the trench 502 is in electrical contact with the deposited material 508 .
- a partial CMP may then be performed so that the surface is guaranteed to be flat since only one uniform material is involved in the CMP process. In FIG.
- various layers of films 510 creating the MTJ cell are deposited as usual.
- part of the material deposit 508 and part of the various layers 510 of films creating the MTJ cell are removed, thereby creating an MTJ cell 512 .
- the material 508 serves as a “buffer layer” to have a full contact with the write line and a flat contact surface with MTJ above.
- the CMP process only deals with a uniform and ensures that the CMP process will not produce voids significant enough to affect performance.
- the write line is reduced to be narrower in width than the MTJ cell, the area used by arrays of MRAM memories is reduced.
- the MRAM arrays have increased effective magnetic field.
- the improved construction method reduces the likelihood of having a defective device caused by an uneven CMP surface of the write line.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Mram Or Spin Memory Techniques (AREA)
- Hall/Mr Elements (AREA)
- Semiconductor Memories (AREA)
Abstract
A magnetic random access memory device (MRAM) and the method for forming the same are disclosed. The MRAM has a magnetic tunnel junction (MTJ) device, a first write line, and a second write line orthogonal to the first write line, wherein at least one of the first and second write lines has a width narrower than that of the MTJ.
Description
- This application is a divisional of pending U.S. non-provisional patent application Ser. No. 10/827,769, filed Apr. 20, 2004, the entire contents of which application is incorporated herein by reference.
- The present invention relates generally to non-volatile memories, and more particularly to magnetic random access memories.
- Magnetic Random Access Memory (MRAM) is a type of non-volatile memory with fast programming time and high density. The architecture for MRAM includes a plurality or array of memory cells and a plurality of word line and bit line intersections. Typically, the magnetic memory cell used is composed of a magnetic tunnel junction (MTJ) cell, an isolation transistor, and the intersection of word and bit lines. The isolation transistor is generally a N-channel field effect transistor (FET). An interconnect cell connects the isolation transistor to the MTJ device, to the bit line, and to the word line used to create part of the magnetic field for programming the MRAM cell.
- Typically, a MTJ cell includes a non-magnetic conductor forming a lower electrical contact, a pinned magnetic layer, a tunnel barrier layer positioned on the pinned layer, and a free magnetic layer positioned on the tunnel barrier layer with an upper contact on the free magnetic layer.
- The pinned layer of magnetic material has a magnetic vector that is always pointed in the same direction. The magnetic vector of the free layer is free, but constrained by the physical size of the layer, to point in either of two directions. An MTJ cell is used by connecting it in a circuit such that electricity flows vertically through the cell from one of the layers to the other. The MTJ cell may be electrically represented as a resistor, and the size of the resistance depends upon the orientation of the magnetic vectors. As is understood by those skilled in the art, the MTJ cell has a relatively high resistance when the magnetic vectors are pointed in opposite directions and a relatively low resistance when the magnetic vectors are aligned.
- A bit line is generally associated with each column of an array of MTJ cells and a word line is associated with each row of the array. The bit lines and word lines are used to address individual cells in the array for both reading and programming or storing information in the array. Programming of a selected cell is accomplished by passing predetermined currents through the word and bit lines intersecting at the selected cell. For embodiment, the magnetic field resulting from a “write current” changes the direction of the data layer, or free layer. As a result, the data are written as soon as the “write current” is applied.
- It is of course desirable to have the low resistance (parallel vectors) as low as possible, and the high resistance (anti-parallel vectors) much higher than the low resistance so that the change can be easily detected in associated electronic circuitry.
- Desirable in the art is an improved high density MRAM device.
- In view of the foregoing, this invention provides a method for reducing the area used by MRAM memories.
- Various aspects and advantages will become apparent from the following detailed description, taken in conjunction with the accompanying drawings, illustrating the principles of the invention by way of embodiments.
-
FIG. 1A-1B illustrate the top and side views of a conventional MRAM cell design. -
FIG. 2A-2B illustrate the top and side views of an MRAM cell design in accordance with one embodiment of the present invention. -
FIG. 3 illustrates a first enhancement of the MRAM cell design in accordance with one embodiment of the present invention. -
FIG. 4A illustrates a conventional technique for constructing a magnetic tunnel junction over a write line. -
FIGS. 5A-5D illustrate a second enhancement of the MRAM cell design in accordance with one embodiment of the present invention. -
FIGS. 1A and 1B illustrate, respectively, the top and side views of a conventional MRAM cell design. Awrite line 102 is on top of anotherwrite line 104, the latter being separated from and orthogonal to the former by a magnetic tunnel junction (MTJ)cell 106. TheMTJ cell 106 is further connected, through aninterconnect cell 108, to an N-channel Field Effect Transistor (FET) 110. In this embodiment, since it is assumed that a uniform magnetic field is required to write to the MTJ cell, the widths ofwrite lines MTJ cell 106 to ensure that the magnetic current is properly flipped during a “write” operation. - However, since the width of the write line is inversely proportional to cell density and directly proportional to the magnitude of the “write current”, MRAM design may become very costly. In addition, the magnetic flux efficiency also decreases due to a decrease in the write-current density, thereby further reducing performance.
-
FIGS. 2A and 2B illustrate, respectively, the top and side views of an MRAM cell design in accordance with one embodiment of the present invention. Awrite line 202 is on top of anotherwrite line 204, the latter being separated from the former by the MTJcell 106. TheMTJ cell 106 is further connected, through aninterconnect cell 206, to an N-channel Field Effect Transistor (FET) 208. In this embodiment, the both widths ofwrite lines MTJ cell 106. It is understood that since the MTJ is of a rectangular or even square shape, the term “width” is used to mean the length of any of its sides. Compared to the conventional MRAM cell design, as long as at least one write line has a width smaller than one of the sides of the MTJcell 106, cell density may be increased and “write current” for that particular write line may be reduced. It is demonstrated that the switching threshold current would not increase when a non-uniform magnetic field is applied. The write lines may be designed as narrow as the minimum design rule for the technology used. However, if the write line is too narrow, it would induce non-uniform magnetic field which may lead to writing error. Preferably, the width of the write line is larger than half of that of the MTJ. In some embodiments, the width of write line is configured between half of the width of the MTJ and the width of the MTJ. -
FIG. 3 illustrates a first enhancement of the MRAM cell design in accordance with one embodiment of the present invention.FIG. 3 shows a cross section andtop view 300 of a write line, which is constructed with aconductive material 302, integrated with ashielding layer 304 which may include a ferromagnetic cladding layer and an antiferromagnetic layer. Theconductive material 302 may be constructed using materials such as Cu or Al, whereas the ferromagnetic material may be constructed using materials such as Fe, Co, Mn, Ni etc. The shielding layer acts as a “keeper layer”, thereby acting to focus and strengthen themagnetic field 306 as seen by the MTJ cell. The coated keeper layer may be fabricated by conventional semiconductor processes, including: oxide etching, material deposition and chemical mechanical polishing. As understood by those skilled in the art, the use of themagnetic material 304 as herein proposed may increase or enlarge the magnetic flux efficiency when the write line is conducting. It may allow for not only further reduction of the width of the write lines but also reduction of the write current. -
FIG. 4 illustrates a conventional technique for constructing a magnetic tunnel junction over a write line. Specifically,FIG. 4 illustrates a conventional chemical mechanical polish (CMP) fabrication technique for producing the lower conductor line for an MRAM cell. With reference toFIG. 4 , across section 400 illustrates the patterning of the MTJ cell and the write line. Thecross section 400 includes anoxide 402, aconductor 404 and anMTJ cell 406. After CMP, voids may appear at the top edge of conductor line, as illustrated by two dottedcircles 408, because removal rates between the conductor and oxide layer may be different. - To alleviate the above mentioned problem, a process sequence as illustrated by
FIGS. 5A-5D is proposed in accordance with one embodiment of the present invention. With reference toFIG. 5A , atrench 502 is cut into asubstrate material 504 such as a dielectric material using photo masking and plasma etching techniques. InFIG. 5B , afiller material 506 for forming the write line is deposited to fill thetrench 502, thereby covering the trench opening. Typically, thematerial 506 is a conductor, e.g. metal. If the write line is to have a magnetic keeper layer, the magnetic material is first deposited in the trench before the conducting filler material is formed. If there is any concern about the connection between the keeper layer and filler material, an adhesion layer may also be formed between them. Another layer ofmaterial 508 is then deposited to cover thetrench 502. Before thematerial 508 is deposited, the surface of the conducting material in the trench and the substrate material that it is embedded in may be flattened. It is however understood by those skilled in the art that, dependent upon design and process, thefiller material 506 may not be the same as the newly depositedmaterial 508 as long as the conducting write line formed in thetrench 502 is in electrical contact with the depositedmaterial 508. At this stage, a partial CMP may then be performed so that the surface is guaranteed to be flat since only one uniform material is involved in the CMP process. InFIG. 5C , various layers offilms 510 creating the MTJ cell are deposited as usual. Finally, inFIG. 5D , part of thematerial deposit 508 and part of thevarious layers 510 of films creating the MTJ cell are removed, thereby creating anMTJ cell 512. - By introducing the
material 508 between thewrite line 506 and theMTJ cell 512, thematerial 508 serves as a “buffer layer” to have a full contact with the write line and a flat contact surface with MTJ above. As such, the CMP process only deals with a uniform and ensures that the CMP process will not produce voids significant enough to affect performance. - Since the write line is reduced to be narrower in width than the MTJ cell, the area used by arrays of MRAM memories is reduced. By using a surrounding magnetic material or keeper layer, the MRAM arrays have increased effective magnetic field. In addition, the improved construction method reduces the likelihood of having a defective device caused by an uneven CMP surface of the write line.
- The above invention provides many different embodiments, or embodiments, for implementing different features of the invention. Specific embodiments of components, and processes are described to help clarify the invention. These are, of course, merely embodiments and are not intended to limit the invention from that described in the claims.
- Although illustrative embodiments of the invention have been shown and described, other modifications, changes, and substitutions are intended in the foregoing invention. Accordingly, it is appropriate that the appended claims be construed broadly and in a manner consistent with the scope of the invention, as set forth in the following claims.
Claims (19)
1. A method for forming a write line in a magnetic random access memory device, the method comprising:
forming a trench in a substrate material;
filling the trench with a conductive filler material;
planarizing the filler material and exposing the substrate material;
forming a conducting buffer layer over the conductive filler material, wherein the buffer layer has a substantially flat surface overlying the conductive filler material; and
forming a magnetic tunnel junction (MTJ) device in contact with the buffer layer, wherein the MTJ has a width of about two times a width of the trench.
2. The method of claim 1 , wherein the substrate material is a dielectric material.
3. The method of claim 1 , wherein the step of forming a conducting buffer layer further comprises performing a chemical mechanical polish to form a flat contact surface for contacting the MTJ.
4. The method of claim 3 , further comprising forming a magnetic layer surrounding the conductive filler material.
5. The method of claim 4 , further comprising forming an adhesion layer between the filler material and the magnetic layer.
6. The method of claim 4 , wherein the magnetic layer contains Mn.
7. The method of claim 4 , wherein the magnetic layer comprises a ferromagnetic material.
8. The method of claim 7 , wherein the magnetic layer further comprises an antiferromagnetic layer adjacent to the ferromagnetic material.
9. A method for forming a write line in a magnetic random access memory device, the method comprising:
forming a trench in a substrate material;
filling the trench with a conductive filler material;
planarizing the filler material and exposing the substrate material;
forming a conductive buffer layer over the conductive filler material;
planarizing the buffer layer; and
forming a magnetic tunnel junction (MTJ) device in contact with the buffer layer.
10. The method of claim 9 , wherein the MTJ has a width about two times a width of the trench.
11. The method of claim 9 , further comprising forming a magnetic layer surrounding the conducting filler material.
12. The method of claim 11 , further comprising forming an adhesion layer between the filler material and the magnetic layer.
13. The method of claim 11 , wherein the magnetic layer contains Mn.
14. The method of claim 11 wherein the magnetic layer comprises a ferromagnetic material.
15. The method of claim 14 wherein the magnetic layer further comprises an antiferromagnetic layer adjacent to the ferromagnetic material.
16. A method for forming a write line in a magnetic random access memory device, the method comprising:
forming a trench in a substrate material;
forming a magnetic layer overlying the trench and substantially along the trench sidewalls;
filling the trench with a conductive filler material overlying the magnetic layer;
planarizing the filler material and exposing the substrate material;
forming a conducting buffer layer over the conducting filler material, wherein the buffer layer has a substantially flat surface overlying the conducting filler material; and
forming a magnetic tunnel junction (MTJ) device in contact with the buffer layer.
17. The method of claim 16 wherein the MTJ has a width about two times a width of the trench.
18. The method of claim 16 wherein the magnetic layer comprises a ferromagnetic material.
19. The method of claim 18 wherein the magnetic layer further comprises an antiferromagnetic layer adjacent to the ferromagnetic material.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/505,141 US20060278908A1 (en) | 2004-04-20 | 2006-08-16 | Write line design in MRAM |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/827,769 US7105879B2 (en) | 2004-04-20 | 2004-04-20 | Write line design in MRAM |
US11/505,141 US20060278908A1 (en) | 2004-04-20 | 2006-08-16 | Write line design in MRAM |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/827,769 Division US7105879B2 (en) | 2004-04-20 | 2004-04-20 | Write line design in MRAM |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060278908A1 true US20060278908A1 (en) | 2006-12-14 |
Family
ID=35097360
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/827,769 Active 2024-07-06 US7105879B2 (en) | 2004-04-20 | 2004-04-20 | Write line design in MRAM |
US11/505,141 Abandoned US20060278908A1 (en) | 2004-04-20 | 2006-08-16 | Write line design in MRAM |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/827,769 Active 2024-07-06 US7105879B2 (en) | 2004-04-20 | 2004-04-20 | Write line design in MRAM |
Country Status (4)
Country | Link |
---|---|
US (2) | US7105879B2 (en) |
JP (1) | JP2005311368A (en) |
CN (1) | CN100454433C (en) |
TW (1) | TWI267977B (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100615089B1 (en) * | 2004-07-14 | 2006-08-23 | 삼성전자주식회사 | Magnetic random access memory with low switching current |
US7369428B2 (en) * | 2003-09-29 | 2008-05-06 | Samsung Electronics Co., Ltd. | Methods of operating a magnetic random access memory device and related devices and structures |
US7372722B2 (en) * | 2003-09-29 | 2008-05-13 | Samsung Electronics Co., Ltd. | Methods of operating magnetic random access memory devices including heat-generating structures |
US7217666B2 (en) * | 2004-03-02 | 2007-05-15 | Hitachi Global Storage Technologies Netherlands B.V. | Reactive ion milling/RIE assisted CMP |
US7543211B2 (en) * | 2005-01-31 | 2009-06-02 | Everspin Technologies, Inc. | Toggle memory burst |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4933051A (en) * | 1989-07-24 | 1990-06-12 | Omi International Corporation | Cyanide-free copper plating process |
US6097625A (en) * | 1998-07-16 | 2000-08-01 | International Business Machines Corporation | Magnetic random access memory (MRAM) array with magnetic tunnel junction (MTJ) cells and remote diodes |
US6211090B1 (en) * | 2000-03-21 | 2001-04-03 | Motorola, Inc. | Method of fabricating flux concentrating layer for use with magnetoresistive random access memories |
US6236590B1 (en) * | 2000-07-21 | 2001-05-22 | Hewlett-Packard Company | Optimal write conductors layout for improved performance in MRAM |
US6272041B1 (en) * | 2000-08-28 | 2001-08-07 | Motorola, Inc. | MTJ MRAM parallel-parallel architecture |
US6331943B1 (en) * | 2000-08-28 | 2001-12-18 | Motorola, Inc. | MTJ MRAM series-parallel architecture |
US20020034094A1 (en) * | 2000-07-27 | 2002-03-21 | Yoshiaki Saito | Magnetic memory |
US6430084B1 (en) * | 2001-08-27 | 2002-08-06 | Motorola, Inc. | Magnetic random access memory having digit lines and bit lines with a ferromagnetic cladding layer |
US20030207486A1 (en) * | 2002-05-02 | 2003-11-06 | Micron Technology, Inc. | Low remanence flux concentrator for MRAM devices |
US20030211726A1 (en) * | 2002-05-10 | 2003-11-13 | Infineon Technologies North America Corp. | Surface-smoothing conductive layer for semiconductor devices with magnetic material layers |
US20030235068A1 (en) * | 2002-06-21 | 2003-12-25 | Deak James G. | Row and column line geometries for improving MRAM write operations |
US20040042261A1 (en) * | 2002-08-29 | 2004-03-04 | Micron Technology, Inc. | Combination etch stop and in situ resistor in a magnetoresistive memory and methods for fabricating same |
US6717845B2 (en) * | 2002-01-16 | 2004-04-06 | Kabushiki Kaisha Toshiba | Magnetic memory |
US6960815B2 (en) * | 2002-07-30 | 2005-11-01 | Kabushiki Kaisha Toshiba | Magnetic memory device having yoke layer, and manufacturing method thereof |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003151260A (en) * | 2001-11-13 | 2003-05-23 | Mitsubishi Electric Corp | Thin film magnetic storage device |
US6743641B2 (en) * | 2001-12-20 | 2004-06-01 | Micron Technology, Inc. | Method of improving surface planarity prior to MRAM bit material deposition |
US6936763B2 (en) * | 2002-06-28 | 2005-08-30 | Freescale Semiconductor, Inc. | Magnetic shielding for electronic circuits which include magnetic materials |
JP4264967B2 (en) * | 2002-09-12 | 2009-05-20 | 日本電気株式会社 | MRAM memory cell |
-
2004
- 2004-04-20 US US10/827,769 patent/US7105879B2/en active Active
-
2005
- 2005-04-15 TW TW094112092A patent/TWI267977B/en active
- 2005-04-18 JP JP2005119349A patent/JP2005311368A/en active Pending
- 2005-04-20 CN CNB2005100664130A patent/CN100454433C/en active Active
-
2006
- 2006-08-16 US US11/505,141 patent/US20060278908A1/en not_active Abandoned
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4933051A (en) * | 1989-07-24 | 1990-06-12 | Omi International Corporation | Cyanide-free copper plating process |
US6097625A (en) * | 1998-07-16 | 2000-08-01 | International Business Machines Corporation | Magnetic random access memory (MRAM) array with magnetic tunnel junction (MTJ) cells and remote diodes |
US6211090B1 (en) * | 2000-03-21 | 2001-04-03 | Motorola, Inc. | Method of fabricating flux concentrating layer for use with magnetoresistive random access memories |
US6236590B1 (en) * | 2000-07-21 | 2001-05-22 | Hewlett-Packard Company | Optimal write conductors layout for improved performance in MRAM |
US20020034094A1 (en) * | 2000-07-27 | 2002-03-21 | Yoshiaki Saito | Magnetic memory |
US6331943B1 (en) * | 2000-08-28 | 2001-12-18 | Motorola, Inc. | MTJ MRAM series-parallel architecture |
US6272041B1 (en) * | 2000-08-28 | 2001-08-07 | Motorola, Inc. | MTJ MRAM parallel-parallel architecture |
US6430084B1 (en) * | 2001-08-27 | 2002-08-06 | Motorola, Inc. | Magnetic random access memory having digit lines and bit lines with a ferromagnetic cladding layer |
US6717845B2 (en) * | 2002-01-16 | 2004-04-06 | Kabushiki Kaisha Toshiba | Magnetic memory |
US20030207486A1 (en) * | 2002-05-02 | 2003-11-06 | Micron Technology, Inc. | Low remanence flux concentrator for MRAM devices |
US20030211726A1 (en) * | 2002-05-10 | 2003-11-13 | Infineon Technologies North America Corp. | Surface-smoothing conductive layer for semiconductor devices with magnetic material layers |
US20030235068A1 (en) * | 2002-06-21 | 2003-12-25 | Deak James G. | Row and column line geometries for improving MRAM write operations |
US6960815B2 (en) * | 2002-07-30 | 2005-11-01 | Kabushiki Kaisha Toshiba | Magnetic memory device having yoke layer, and manufacturing method thereof |
US20040042261A1 (en) * | 2002-08-29 | 2004-03-04 | Micron Technology, Inc. | Combination etch stop and in situ resistor in a magnetoresistive memory and methods for fabricating same |
Also Published As
Publication number | Publication date |
---|---|
JP2005311368A (en) | 2005-11-04 |
CN1691201A (en) | 2005-11-02 |
TWI267977B (en) | 2006-12-01 |
TW200537680A (en) | 2005-11-16 |
US20050234659A1 (en) | 2005-10-20 |
CN100454433C (en) | 2009-01-21 |
US7105879B2 (en) | 2006-09-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10381551B1 (en) | Spin orbit torque magnetoresistive random access memory containing shielding element and method of making thereof | |
JP5607023B2 (en) | Magnetic tunnel junction cell with multiple perpendicular domains | |
US6900490B2 (en) | Magnetic random access memory | |
KR100515532B1 (en) | Magnetic memory device and method for producing the same | |
JP4583997B2 (en) | Magnetic memory cell array and manufacturing method thereof | |
US20200006633A1 (en) | Spin orbit torque magnetoresistive random access memory containing shielding element and method of making thereof | |
US8169816B2 (en) | Fabrication methods of partial cladded write line to enhance write margin for magnetic random access memory | |
US6982894B2 (en) | Three-dimensional magnetic memory array with a minimal number of access conductors therein and methods thereof | |
US8729648B2 (en) | Magnetic body device and manufacturing method thereof | |
US20060163196A1 (en) | Method for producing magnetic memory device | |
KR20110103463A (en) | Stt-mram cell structures | |
US6791872B2 (en) | Method and article for concentrating fields at sense layers | |
US7755153B2 (en) | Structure and method for a magnetic memory device with proximity writing | |
US20060278908A1 (en) | Write line design in MRAM | |
CN100481252C (en) | Buried magnetic tunnel junction storage cell and method | |
JP3906172B2 (en) | Magnetic random access memory and manufacturing method thereof | |
US20060097298A1 (en) | Magnetic random access memory with reduced currents in a bit line and manufacturing method thereof | |
US6982445B2 (en) | MRAM architecture with a bit line located underneath the magnetic tunneling junction device | |
CN111697129B (en) | Magnetic storage device and method for manufacturing magnetic storage device | |
KR100684893B1 (en) | Magnetic memory device and method of fabricating the same | |
US20040165427A1 (en) | Magnetic memories having magnetic tunnel junctions in recessed bit lines and/or digit lines and methods of fabricating the same | |
KR20170045080A (en) | Magnetic memory device | |
US20060203538A1 (en) | Magnetoresistive effect element and magnetic memory | |
JP2023132683A (en) | magnetic storage device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION |